



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j10t-i-pt

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.5 Internal Oscillator Block

The PIC18F87J10 family of devices includes an internal oscillator source (INTRC) which provides a nominal 31 kHz output. The INTRC is enabled on device power-up and clocks the device during its configuration cycle until it enters operating mode. INTRC is also enabled if it is selected as the device clock source or if any of the following are enabled:

- · Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 24.0 "Special Features of the CPU".

The INTRC can also be optionally configured as the default clock source on device start-up by setting the FOSC2 Configuration bit. This is discussed in **Section 3.6.1 "Oscillator Control Register"**.

3.6 Clock Sources and Oscillator Switching

The PIC18F87J10 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. PIC18F87J10 family devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- · Secondary oscillators
- · Internal oscillator

The **primary oscillators** include the External Crystal and Resonator modes and the External Clock modes. The particular mode is defined by the FOSC<2:0> Configuration bits. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F87J10 family devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T10S0/T13CKI and RC1/T10SI pins. Loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 13.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F87J10 family devices are shown in Figure 3-5. See **Section 24.0** "**Special Features of the CPU**" for Configuration register details.



FIGURE 3-5: PIC18F87J10 FAMILY CLOCK DIAGRAM

6.2 PIC18 Instruction Cycle

6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-5.

6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 6-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 6-5: CLOCK/INSTRUCTION CYCLE

EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

FIGURE 6-7: DATA MEMORY MAP FOR PIC18FX5J10/X5J15/X6J10 DEVICES



10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 10-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
bit 7	÷	•	•			•	bit (
Logond:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	PSPIP: Para 1 = High pri 0 = Low pric	allel Port Read/V ority prity	Vrite Interrupt	Priority bit			
bit 6	ADIP: A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 5	RC1IP: EUSART1 Receive Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 4	TX1IP: EUS	ART1 Transmit	Interrupt Prio	rity bit			
	1 = High pri 0 = Low pric	ority ority					
bit 3	SSP1IP: Master Synchronous Serial Port 1 Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 2	CCP1IP: ECCP1 Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority						

17.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

17.1.1 CCP MODULES AND TIMER RESOURCES

The CCP/ECCP modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.

TABLE 17-1:CCP MODE – TIMER
RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2 or Timer4

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the T3CON register (Register 15-1, page 163). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (capture/compare or PWM) sharing timer resources. The possible configurations are shown in Figure 17-1.

17.1.2 ECCP2 PIN ASSIGNMENT

The pin assignment for ECCP2 (capture input, compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin ECCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, ECCP2 is multiplexed with RE7 on 64-pin devices and RB3 or RE7 on 80-pin devices depending on mode setting.

Changing the pin assignment of ECCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for ECCP2 operation regardless of where it is located.

FIGURE 17-1: CCP/ECCP AND TIMER INTERCONNECT CONFIGURATIONS

T3CCP<2:1> = 01



Timer1 is used for all capture and compare operations for all CCP modules. Timer2 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

Timer3 and Timer4 are not available.

TMR1 TMR3 ECCP1 ECCP2 ECCP3 CCP4 CCP5 TMR2 TMR4

Timer1 and Timer2 are used for capture and compare or PWM operations for ECCP1 only (depending on selected mode).

All other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in capture/compare or PWM modes. Timer1 and Timer2 are used for capture and compare or PWM operations for ECCP1 and ECCP2 only (depending on the mode selected for each module). Both modules may use a timer as a common time base if they are both in capture/compare or PWM modes

T3CCP<2:1> = 10

TMR3

ECCP3

CCP4

CCP5

TMR4

TMR1

ECCP1

ECCP2

TMR2

The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in capture/compare or PWM modes. TMR2 TMR4 Timer3 is used for all capture and compare operations for all CCP modules. Timer4 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

T3CCP<2:1> = 11

TMR3

ECCP1 ECCP2

ECCP3

CCP4

CCP5

TMR1

Timer1 and Timer2 are not available.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	54
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	55
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	55
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	55
PIR2	OSCFIF	CMIF	—	—	BCL1IF	_	TMR3IF	CCP2IF	55
PIE2	OSCFIE	CMIE	—	—	BCL1IE	_	TMR3IE	CCP2IE	55
IPR2	OSCFIP	CMIP	—	_	BCL1IP	_	TMR3IP	CCP2IP	55
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	55
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	55
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	55
TRISG	_	—	—	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	56
TMR1L	Timer1 Register Low Byte							54	
TMR1H	Timer1 Reg	gister High E	Byte						54
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	54
TMR3H	Timer3 Reg	gister High E	Byte						55
TMR3L	Timer3 Reg	gister Low B	Syte						55
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	55
CCPR4L	Capture/Co	ompare/PWI	M Register	4 Low Byte					57
CCPR4H	Capture/Co	ompare/PWI	M Register	4 High Byte					57
CCPR5L	Capture/Co	ompare/PWI	M Register	5 Low Byte					57
CCPR5H	Capture/Co	Capture/Compare/PWM Register 5 High Byte					57		
CCP4CON	—	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	57
CCP5CON	_	_	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	57

TABLE 17-2:	REGISTERS ASSOCIATED WITH CAPTURE	. COMPARE	. TIMER1 AND 1	TIMER3
		, ••••••••	,	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by capture/compare, Timer1 or Timer3.

(CCP1CON<7:6>	SIGNAL	0	Duty Cycle	PR2 +
00	(Single Output)	P1A Modulated			Period
		P1A Modulated			
10	(Half-Bridge)	P1B Modulated	 	· · · ·	
01	(Full-Bridge,	P1B Inactive			
	Forward)	P1C Inactive			
		P1D Modulated			
		P1A Inactive		<u>.</u>	<u> </u>
11	(Full-Bridge,	P1B Modulated			ļ
**	Reverse)	P1C Active			
		P1D Inactive			

FIGURE 18-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 18-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

00	(Single Output)	P1A Modulated	_ —Ĺ			1 1 1
		P1A Modulated		••		
10	(Half-Bridge)	P1B Modulated	<u>'</u> C :	Delay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Active				1 1
	(Full-Bridge,	P1B Inactive				
01	Forward)	P1C Inactive			<u> </u>	
		P1D Modulated				1
		P1A Inactive				
1 1	(Full-Bridge,	P1B Modulated				
ΤT	Reverse)	P1C Active	'			1 1 1
		P1D Inactive				
elat	ionships:		1		1	
Per	riod = 4 * Tosc * (P	R2 + 1) * (TMR2 Presca	ale Value)			

18.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 18-4). This mode can be used for half-bridge applications, as shown in Figure 18-5, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, P1DC<6:0>, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 18.4.6** "**Programmable Dead-Band Delay**" for more details on dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches, the TRISC<2> and TRISE<6> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 18-4: HALF-BRIDGE PWM OUTPUT



FIGURE 18-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



REGISTER 19-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	WCOL: Write Collision Detect bit
	 In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collision
	<u>In Slave Transmit mode:</u> 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision
	In Receive mode (Master or Slave modes): This is a "don't care" bit.
bit 6	SSPOV: Receive Overflow Indicator bit
	 In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow
	<u>In Transmit mode:</u> This is a "don't care" bit in Transmit mode.
bit 5	SSPEN: Master Synchronous Serial Port Enable bit
	 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins⁽¹⁾ 0 = Disables serial port and configures these pins as I/O port pins⁽¹⁾
bit 4	CKP: SCKx Release Control bit
	In Slave mode:
	 1 = Release clock 0 = Holds clock low (clock stretch): used to ensure data setup time
	In Master mode: Unused in this mode.
bit 3-0	SSPM<3:0>: Master Synchronous Serial Port Mode Select bits
	1111 = I ² C Slave mode, 10-bit address with Start and Stop bit interrupts enabled ⁽²⁾ 1110 = I ² C Slave mode, 7-bit address with Start and Stop bit interrupts enabled ⁽²⁾ 1011 = I ² C Firmware Controlled Master mode (slave Idle) ⁽²⁾ 1000 = I ² C Master mode, clock = Fosc/(4 * (SSPADD + 1)) ⁽²⁾ 0111 = I ² C Slave mode, 10-bit address ⁽²⁾ 0110 = I ² C Slave mode, 7-bit address ⁽²⁾
Note 1:	When enabled, the SDAx and SCLx pins must be properly configured as input or output.

2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

REGISTER 20-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RXx/DTx and TXx/CKx pins as ser						l port pins)	
bit 6	RX9: 9-Bit Re	ceive Enable b	pit				
	1 = Selects 9- 0 = Selects 8-	-bit reception -bit reception					
bit 5	SREN: Single	Receive Enab	le bit				
	Asynchronous Don't care.	<u>s mode:</u>					
	<u>Synchronous mode – Master:</u> 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. <u>Synchronous mode – Slave:</u> Don't care						
bit 4	CREN: Contin	nuous Receive	Enable bit				
	Asynchronous 1 = Enables r 0 = Disables r	<u>s mode:</u> eceiver receiver					
	Synchronous 1 = Enables o 0 = Disables o	<u>mode:</u> continuous rece continuous rece	ive until enat	ble bit, CREN, i	s cleared (CRE	N overrides SR	REN)
bit 3	ADDEN: Add	ress Detect En	able bit				
	Asynchronous 1 = Enables 0 = Disables Asynchronous Don't care	<u>s mode 9-bit (R</u> address detect address detec <u>s mode 8-bit (R</u>	<u>X9 = 1):</u> ion, enables i ion, all bytes <u>X9 = 0):</u>	nterrupt and lo are received a	ads the receive nd ninth bit can	buffer when R be used as pa	SR<8> is set rity bit
bit 2	FERR: Frami	na Error bit					
	1 = Framing e 0 = No framin	error (can be up g error	dated by rea	ding the RCRE	Gx register and	receiving the n	ext valid byte)
bit 1	OERR: Overr	un Error bit					
	1 = Overrun e 0 = No overru	error (can be clo in error	eared by clea	ring bit, CREN)		
bit 0	RX9D: 9th bit This can be a	of Received D ddress/data bit	ata or a parity bi	t and must be o	calculated by us	er firmware.	

EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:						
Desired Baud Rate	=	Fosc/(64 ([SPBRGHx:SPBRGx] + 1))				
Solving for SPBRGHx:SPBRGx:						
Х	=	((FOSC/Desired Baud Rate)/64) – 1				
	=	((16000000/9600)/64) - 1				
	=	[25.042] = 25				
Calculated Baud Rate	=	16000000/(64 (25 + 1))				
	=	9615				
Error	=	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate				
	=	(9615 - 9600)/9600 = 0.16%				

TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	55
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
BAUDCONx	ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN								
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								56
SPBRGx	EUSARTx	Baud Rate	Generator	Register Lo	w Byte				56

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

NOTES:

24.3 On-Chip Voltage Regulator

All of the PIC18F87J10 family devices power their core digital logic at a nominal 2.5V. For designs that are required to operate at a higher typical voltage, such as 3.3V, all devices in the PIC18F87J10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (Figure 24-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 27.3 "DC Characteristics: PIC18F87J10 Family (Industrial)".

If ENVREG is tied to VSS, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5V must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 24-2 for possible configurations.

24.3.1 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC18F87J10 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a BOR Reset. This event is captured by the BOR flag bit (RCON<0>).

The operation of the BOR is described in more detail in Section 5.4 "Brown-out Reset (BOR)" and Section 5.4.1 "Detecting BOR". The brown-out voltage levels are specific in Section 27.1 "DC Characteristics: Supply Voltage, PIC18F87J10 Family (Industrial)".

24.3.2 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

FIGURE 24-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



ADDWFC	ADD W an	ADD W and Carry bit to f					
Syntax:	ADDWFC	f {,d {,;	a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(W) + (f) +	$(C) \rightarrow de$	st				
Status Affected:	N,OV, C, D	C, Z					
Encoding:	0010	00da	ffff	ffff			
Description:	Add W, the location, 'f' placed in V placed in d	Carry fla If 'd' is ' /. If 'd' is ata mem	g and da 0', the ro '1', the ory loca	ata memory esult is result is ttion 'f'.			
	If 'a' is '0', t If 'a' is '1', t GPR bank.	If 'a' is ' 0 ', the Access Bank is selected. If 'a' is ' 1 ', the BSR is used to select the GPR bank.					
	If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente Literal Offs	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data	ss I d	Write to lestination			
Example:	ADDWFC	REG,	0, 1				
Before Instruct Carry bit REG W	tion = 1 = 02h = 4Dh						
Carry bit REG W	= 0 = 02h = 50h						

ANDLW	AND Litera	al with W	1	
Syntax:	ANDLW	k		
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. I	$k \rightarrow W$		
Status Affected:	N, Z			
Encoding:	0000	1011	kkkk	kkkk
Description:	The conten 8-bit literal	ts of W a 'k'. The r	re ANDeo esult is pl	d with the aced in W.
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce Data	ss V a	Vrite to W
Example: Before Instruc	ANDLW	05Fh		
After Instructio W	on = 03h			

COMF	Compleme	ent f		CPF	SEQ	Compare f	with W, S	kip if f	= W
Syntax:	COMF f	{,d {,a}}		Synt	ax:	CPFSEQ	f {,a}		
Operands:	$0 \le f \le 255$ $d \in [0, 1]$			Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]			
	a ∈[0,1]			Oper	ation:	(f) - (W),			
Operation:	$\overline{f} \rightarrow dest$					SKIP IT (T) =	(VV) comparisor	n)	
Status Affected:	N, Z			Stati	s Affected:	None	bompanooi	')	
Encoding:	0001	11da ff:	ff ffff	Enco	dina [.]	0110	001a	ffff	ffff
Description:	The conten complemer stored in W stored back	ts of register 'f nted. If 'd' is '0' /. If 'd' is '1', th < in register 'f'.	" are , the result is e result is	Desc	ription:	Compares location 'f' performing	the content to the content an unsign	ts of dat ents of ' ed subt	ta memory W by raction.
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.					If 'f' = W, th discarded a instead, ma instruction.	en the feto and a NOP aking this a	ched ins is execu i two-cy	struction is uted vcle
	If 'a' is '0' a set is enab in Indexed	Ind the extended led, this instruct Literal Offset A	ed instruction ction operates Addressing			lf 'a' is '0', t lf 'a' is '1', t GPR bank.	he Access he BSR is	Bank is used to	s selected. select the
	Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					If 'a' is '0' a set is enab in Indexed mode wher	ind the extended, this instant Literal Offs Dever f < 9	ended in structior set Addr 5 (5Fh)	nstruction n operates ressing See
Words:	1					Section 25	5.2.3 "Byte	-Orient	ted and
Cycles:	1					Bit-Oriente	ed Instruct set Mode"	tions in for deta	n Indexed ails.
	$\cap 2$	03	01	Word	ls:	1			
Decode	Read register 'f'	Process Data	Write to destination	Cycle	es:	1(2) Note: 3 cy by a	cles if skip 2-word ins	and fol structior	llowed
Tyomploy	001/17	550 0 0		QC	ycle Activity:				
	COME	REG, U, U			Q1	Q2	Q3		Q4
Before Instruc	tion = 13h				Decode	Read	Process	S	No
After Instructio	n			lfek	in [.]	register T	Data	0	peration
REG	= 13h			11 51	ιρ. Q1	Q2	Q3		Q4
vv	= EGN				No	No	No		No
					operation	operation	operatio	on o	peration
				lf sk	ip and followe	d by 2-word in	struction:		_
					Q1	Q2	Q3		Q4
					N0 operation	NO	NO	n	NO
					No	No	No		No
					operation	operation	operatio	n o	peration
				<u>Exar</u>	nple:	HERE NEQUAL EQUAL	CPFSEQ :	REG, (0
					Before Instruc	tion	•		

Before Instruction			
PC Address	=	HERE	
W	=	?	
REG	=	?	
After Instruction			
If REG	=	W;	
PC	=	Address	(EQUAL)
If REG	¥	W;	
PC	=	Address	(NEQUAL)

INCF	sz	Increment f, Skip if 0							
Synta	ax:	INCFSZ f	{,d {,a}}						
Oper	rands:	$0 \le f \le 255$ d $\in [0, 1]$ a $\in [0, 1]$							
Oper	ration:	(f) + $1 \rightarrow de$ skip if result	est, t = 0						
Statu	is Affected:	None							
Enco	oding:	0011	11da ff	ff ffff					
Desc	cription:	The content incremented placed in W placed back	ts of register '' d. If 'd' is '0', t ⁄. If 'd' is '1', th < in register 'f'	f' are he result is ne result is					
		If the result which is alre and a NOP i it a two-cycl	is '0', the nex eady fetched i s executed in: le instruction.	t instruction is discarded stead, making					
		lf 'a' is '0', tl lf 'a' is '1', tl GPR bank.	he Access Ba he BSR is use	nk is selected. ed to select the					
		If 'a' is '0' au set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Word	ds:	1	1						
Cycle	es:	1(2) Note: 3 c by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
QC	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read	Process	Write to					
lf sk	L	register i	Dala	destination					
11 011	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
lf sk	kip and followed	d by 2-word in	struction:	• ·					
	Q1	Q2	Q3	Q4					
	N0 operation	N0 operation	N0 operation	N0 operation					
	No	No	Νο	Νο					
	operation	operation	operation	operation					
Example:		HERE I NZERO : ZERO :	INCFSZ CI	NT, 1, 0					
		on = Address (HERE)							
	Before Instruc PC	tion = Address	(HERE)						
	Before Instruc PC After Instructio	tion = Address on = CNT + 1	G (HERE)						
	Before Instruc PC After Instructic CNT If CNT PC	tion = Address on = CNT + 1 = 0; = Address	G (HERE)						
	Before Instruc PC After Instructio CNT If CNT PC If CNT PC	tion = Address on = CNT + 1 = 0; = Address ≠ 0; = Address	(HERE) (ZERO)						

INFSNZ Increment f, Skip if not 0						
Synta	ax:	INFSNZ f	{,d {,a}}			
Oper	ands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$				
Oper	ation:	(f) + 1 \rightarrow description of the skip if result	est , t ≠ 0			
Statu	s Affected:	None				
Enco	ding:	0100	10da ffi	ff ffff		
Desc	ription:	The conten incremente placed in W placed bacl	ts of register 'f d. If 'd' is '0', th /. If 'd' is '1', th < in register 'f'.	' are ne result is e result is		
		If the result instruction discarded a instead, ma instruction.	is not '0', the i which is alread and a NOP is e king it a two-c	next ly fetched is kecuted ycle		
		If 'a' is '0', t If 'a' is '1', t GPR bank.	he Access Bar he BSR is use	nk is selected. d to select the		
	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ls:	1				
Cycle	es:	1(2) Note: 3 cy by a	vcles if skip an a 2-word instru	d followed ction.		
QC	ycle Activity:			<i></i>		
	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	destination		
lf sk	ip:	regiotor r	Dula	dootination		
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
lf sk	ip and followe	d by 2-word in	struction:	<u>.</u>		
	Q1	Q2	Q3	Q4		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exan</u>	nple:	HERE I ZERO NZERO	INFSNZ REG	, 1 , 0		
	Before Instruc PC	tion = Address	6 (HERE)			
	After Instructio REG If REG	on = REG + ≠ 0; = Addros	1 (NGEDO)			
	If REG	= 0; = \ddroor	(N46KU)			
	FU	- Address	(ALKU)			

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	-40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any digital only I/O pin or MCLR with respect to Vss (except VDD)	-0.3V to 6.0V
Voltage on any combined digital and analog pin with respect to Vss (except VDD)	0.3V to (VDD + 0.3V)
Voltage on VDDCORE with respect to Vss	0.3V to 2.75V
Voltage on VDD with respect to Vss	-0.3V to 3.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	
Maximum output current sunk by any PORTB and PORTC I/O pin	25 mA
Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pin	8 mA
Maximum output current sunk by any PORTA, PORTF, PORTG and PORTH I/O pin	4 mA
Maximum output current sourced by any PORTB and PORTC I/O pin	25 mA
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pin	8 mA
Maximum output current sourced by any PORTA, PORTF, PORTG and PORTH I/O pin	4 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports	

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

27.2 DC Characteristics: Power-Down and Supply Current PIC18F87J10 Family (Industrial)

PIC18F87J10 Family (Industrial)		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Device	Тур	Max	Units	Condi	tions	
	Power-Down Current (IPD) ⁽¹⁾						
	All devices	27	69	μΑ	-40°C) () (5)	
		43	69	μΑ	+25°C	VDD = 2.0V ⁽⁰⁾ (Sleen mode)	
		121	149	μΑ	+85°C		
	All devices	49	104	μΑ	-40°C) () (5)	
		69	104	μΑ	+25°C	VDD = 2.5V ⁽⁰⁾ (Sleen mode)	
		166	184	μΑ	+85°C		
	All devices	75	203	μΑ	-40°C) (= = = = 0 = 0) (6)	
		100	203	μA	+25°C	VDD = 3.3V ⁽⁰⁾ (Sleen mode)	
		140	289	μΑ	+85°C		

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

5: ENVREG tied to Vss, voltage regulator disabled.

6: ENVREG tied to VDD, voltage regulator enabled.



|--|

Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address Out Valid to ALE \downarrow (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5	—		ns
153	TwrH2adl	\overline{WRn} \uparrow to Data Out Invalid (data hold time)	5	_		ns
154	TwrL	WRn Pulse Width	0.5 Tcy – 5	0.5 TCY	_	ns
156	TadV2wrH	Data Valid before \overline{WRn} \uparrow (data setup time)	0.5 Tcy – 10	—	_	ns
157	TbsV2wrL	Byte Select Valid before $\overline{\text{WRn}} \downarrow$ (byte select setup time)	0.25 TCY	—	_	ns
157A	TwrH2bsl	WRn ↑ to Byte Select Invalid (byte select hold time)	0.125 Tcy – 5	_	_	ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)	—	Тсү	_	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	0.25 TCY – 20	—		ns
171A	TubL2oeH	AD Valid to Chip Enable Active		_	10	ns

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	300	ns	
103	TF	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data Input	100 kHz mode	0	_	ns	
		Hold Time	400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	—	_	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free
			400 kHz mode	1.3	_	ms	before a new transmission
			1 MHz mode ⁽¹⁾	—	_	ms	can start
D102	Св	Bus Capacitive L	oading	—	400	pF	
			-				

TABLE 27-23: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.