



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j15-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### 64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology

### **Special Microcontroller Features:**

- Operating Voltage Range: 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- · On-Chip 2.5V Regulator
- · Low-Power, High-Speed CMOS Flash Technology
- C Compiler Optimized Architecture:
- Optional extended instruction set designed to optimize re-entrant code
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- In-Circuit Debug (ICD) with Three Break points via Two Pins
- · Power-Managed modes:
  - Run: CPU on, peripherals on
  - Idle: CPU off, peripherals on
  - Sleep: CPU off, peripherals off
- Flash Program Memory:
  - 1000 erase/write cycle endurance typical
  - 20 year retention minimum
  - Self-write capability during normal operation

### **Flexible Oscillator Structure:**

- Two Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL)
- Two External Clock modes, up to 40 MHz
- · Internal 31 kHz Oscillator
- Secondary Oscillator using Timer1 @ 32 kHz
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripheral clock stops

### **Peripheral Highlights:**

- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- · Four Programmable External Interrupts
- Four Input Change Interrupts
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced Capture/Compare/PWM (ECCP) modules:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
- Two Master Synchronous Serial Port (MSSP) modules Supporting 3-Wire SPI (all 4 modes) and I<sup>2</sup>C<sup>™</sup> Master and Slave modes
- Two Enhanced Addressable USART modules:
  - Supports RS-485, RS-232 and LIN/2602
  - Auto-wake-up on Start bit
  - Auto-Baud Detect (ABD)
- 10-Bit, up to 15-Channel Analog-to-Digital Converter module (A/D):
  - Auto-acquisition capability
  - Conversion available during Sleep
  - Self-calibration feature
- · Dual Analog Comparators with Input Multiplexing

### External Memory Bus (PIC18F8XJ10/8XJ15 only):

- · Address Capability of up to 2 Mbytes
- · 8-Bit or 16-Bit Interface
- · 12-Bit, 16-Bit and 20-Bit Addressing modes





### 2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FJ MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC18F87J10 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG (if implemented) and VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

**Note:** The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

#### FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



#### Key (all values are recommendations):

C1 through C6: 0.1  $\mu$ F, 20V ceramic

C7: 10  $\mu\text{F},\,6.3\text{V}$  or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100 $\Omega$  to 470 $\Omega$ 

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)" for explanation of ENVREG pin connections.
  - 2: The example shown is for a PIC18FJ device with five VDD/VSs and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

NOTES:

TADLE V-2.				
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TRISJ	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	սսսս սսսս
TRISH	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	սսսս սսսս
TRISG	PIC18F6XJ1X PIC18F8XJ1X	1 1111	1 1111	u uuuu
TRISF	PIC18F6XJ1X PIC18F8XJ1X	1111 111-	1111 111-	นนนน นนน-
TRISE	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน
TRISD	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน
TRISC	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน
TRISB	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน
TRISA	PIC18F6XJ1X PIC18F8XJ1X	11 1111	11 1111	uu uuuu
LATJ	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	นนนน นนนน	นนนน นนนน
LATH	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	นนนน นนนน	นนนน นนนน
LATG	PIC18F6XJ1X PIC18F8XJ1X	x xxxx	u uuuu	u uuuu
LATF	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXX-	uuuu uuu-	uuuu uuu-
LATE	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATD	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATC	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATB	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATA	PIC18F6XJ1X PIC18F8XJ1X	xx xxxx	uu uuuu	uu uuuu
PORTJ	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTH	PIC18F6XJ1X PIC18F8XJ1X	0000 xxxx	นนนน นนนน	นนนน นนนน
PORTG	PIC18F6XJ1X PIC18F8XJ1X	111x xxxx	111u uuuu	սսսս սսսս
PORTF	PIC18F6XJ1X PIC18F8XJ1X	x000 000-	x000 000-	uuuu uuu-
PORTE	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTD	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTC	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTB	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTA	PIC18F6XJ1X PIC18F8XJ1X	0x 0000	0u 0000	uu uuuu
SPBRGH1	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	นนนน นนนน
BAUDCON1	PIC18F6XJ1X PIC18F8XJ1X	01-0 0-00	01-0 0-00	uu-u u-uu
SPBRG2	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	นนนน นนนน
BAUDCON2	PIC18F6XJ1X PIC18F8XJ1X	01-0 0-00	01-0 0-00	uu-u u-uu

### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for Reset value for specific condition.

### 6.1.3 PIC18F8XJ10/8XJ15 PROGRAM MEMORY MODES

The 80-pin devices in this family can address up to a total of 2 Mbytes of program memory. This is achieved through the external memory bus. There are two distinct operating modes available to the controllers:

- Microcontroller (MC)
- Extended Microcontroller (EMC)

The program memory mode is determined by setting the EMB Configuration bits (CONFIG3L<5:4>), as shown in Register 6-1. (See also **Section 24.1 "Configuration Bits"** for additional details on the device Configuration bits.)

The program memory modes operate as follows:

 The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the top of on-chip memory causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to 64-pin devices.

 The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip program memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. Execution automatically switches between the two memories as required.

The setting of the EMB Configuration bits also controls the address bus width of the external memory bus. This is covered in more detail in **Section 8.0** "**External Memory Bus**".

In all modes, the microcontroller has complete access to data RAM.

Figure 6-3 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 6-2.

### REGISTER 6-1: CONFIG3L: CONFIGURATION REGISTER 3 LOW

R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0
WAIT	BW	EMB1	EMB0	EASHFT	—	_	_
bit 7				<u>.</u>			bit 0

Legend:				
R = Readal	ble bit	WO = Write-Once bit	U = Unimplemented bit,	, read as '0'
-n = Value a	after erase	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	Wait: Externa	al Bus Wait Enable bit		
<ul> <li>1 = Wait states on the external bus are disabled</li> <li>0 = Wait states on the external bus are enabled and selected by MEMCON&lt;5:4&gt;</li> </ul>				
bit 6	BW: Data Bu	s Width Select bit		
	1 = 16-Bit Da 0 = 8-Bit Dat	ata Width modes a Width modes		
bit 5-4	EMB<1:0>: E	External Memory Bus Conf	iguration bits	
	11 = Microco 10 = Extende 01 = Extende 00 = Extende	ntroller mode, external bu ed Microcontroller mode, 1 ed Microcontroller mode, 1 ed Microcontroller mode, 2	s disabled 2-bit address width for exte 6-bit address width for exte 0-bit address width for exte	rnal bus rnal bus rnal bus
bit 3	EASHFT: Ext	ernal Address Bus Shift E	nable bit	
	1 = Address 0 = Address	shifting enabled – externa shifting disabled – externa	l address bus is shifted to s I address bus reflects the P	tart at 000000h ºC value

bit 2-0 Unimplemented: Read as '0'

### 6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy more than the top half of Bank 15 (F60h to FFFh). A list of these registers is given in Table 6-3 and Table 6-4. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

### TABLE 6-3: SPECIAL FUNCTION REGISTER MAP FOR PIC18F87J10 FAMILY DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(1)</sup>	FBFh	CCPR1H	F9Fh	IPR1	F7Fh	SPBRGH1
FFEh	TOSH	FDEh	POSTINC2 <sup>(1)</sup>	FBEh	CCPR1L	F9Eh	PIR1	F7Eh	BAUDCON1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(1)</sup>	FBDh	CCP1CON	F9Dh	PIE1	F7Dh	SPBRGH2
FFCh	STKPTR	FDCh	PREINC2 <sup>(1)</sup>	FBCh	CCPR2H	F9Ch	MEMCON <sup>(3)</sup>	F7Ch	BAUDCON2
FFBh	PCLATU	FDBh	PLUSW2 <sup>(1)</sup>	FBBh	CCPR2L	F9Bh	OSCTUNE	F7Bh	(2)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ <sup>(3)</sup>	F7Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	CCPR3H	F99h	TRISH <sup>(3)</sup>	F79h	ECCP1DEL
FF8h	TBLPTRU	FD8h	STATUS	FB8h	CCPR3L	F98h	TRISG	F78h	TMR4
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	CCP3CON	F97h	TRISF	F77h	PR4
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS	F96h	TRISE	F76h	T4CON
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD	F75h	CCPR4H
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC	F74h	CCPR4L
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	CCP4CON
FF2h	INTCON	FD2h	(2)	FB2h	TMR3L	F92h	TRISA	F72h	CCPR5H
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ <sup>(3)</sup>	F71h	CCPR5L
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH <sup>(3)</sup>	F70h	CCP5CON
FEFh	INDF0 <sup>(1)</sup>	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG	F6Fh	SPBRG2
FEEh	POSTINC0 <sup>(1)</sup>	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF	F6Eh	RCREG2
FEDh	POSTDEC0 <sup>(1)</sup>	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE	F6Dh	TXREG2
FECh	PREINC0 <sup>(1)</sup>	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD	F6Ch	TXSTA2
FEBh	PLUSW0 <sup>(1)</sup>	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	RCSTA2
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB	F6Ah	ECCP3AS
FE9h	FSR0L	FC9h	SSP1BUF	FA9h	(2)	F89h	LATA	F69h	ECCP3DEL
FE8h	WREG	FC8h	SSP1ADD	FA8h	(2)	F88h	PORTJ <sup>(3)</sup>	F68h	ECCP2AS
FE7h	INDF1 <sup>(1)</sup>	FC7h	SSP1STAT	FA7h	EECON2	F87h	PORTH <sup>(3)</sup>	F67h	ECCP2DEL
FE6h	POSTINC1 <sup>(1)</sup>	FC6h	SSP1CON1	FA6h	EECON1	F86h	PORTG	F66h	SSP2BUF
FE5h	POSTDEC1 <sup>(1)</sup>	FC5h	SSP1CON2	FA5h	IPR3	F85h	PORTF	F65h	SSP2ADD
FE4h	PREINC1 <sup>(1)</sup>	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE	F64h	SSP2STAT
FE3h	PLUSW1 <sup>(1)</sup>	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD	F63h	SSP2CON1
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	SSP2CON2
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	(2)
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	(2)

**Note 1:** This is not a physical register.

**2:** Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

TABLE 0-	4. NEV	JIJIEK F	ILE SUM		CIOFOIJ		)		-	
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	-	_		Top-of-Stack	Upper Byte (1	OS<20:16>)			0 0000	53, 63
TOSH	Top-of-Stack	High Byte (TC	S<15:8>)	•					0000 0000	53, 63
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	53, 63
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	53, 64
PCLATU	_	_	bit 21 <sup>(1)</sup>	Holding Regi	ister for PC<20	0:16>			0 0000	53, 63
PCLATH	Holding Regi	ister for PC<15	5:8>						0000 0000	53, 63
PCL	PC Low Byte	e (PC<7:0>)							0000 0000	53, 63
TBLPTRU	—	—	bit 21	Program Mer	mory Table Po	inter Upper By	te (TBLPTR<	20:16>)	00 0000	53, 93
TBLPTRH	Program Me	mory Table Po	inter High Byte	e (TBLPTR<15	5:8>)				0000 0000	53, 93
TBLPTRL	Program Me	mory Table Po	inter Low Byte	(TBLPTR<7:0	0>)				0000 0000	53, 93
TABLAT	Program Me	mory Table Lat	ch						0000 0000	53, 93
PRODH	Product Reg	ister High Byte	1						XXXX XXXX	53, 107
PRODL	Product Reg	ister Low Byte							XXXX XXXX	53, 107
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	53, 111
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	53, 112
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	53, 113
INDF0	Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register)							ister)	N/A	53, 79
POSTINC0	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)						N/A	53, 80		
POSTDEC0	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)						N/A	53, 80		
PREINC0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)						N/A	53, 80		
PLUSW0	Uses content value of FSR	ts of FSR0 to a 0 offset by W	address data n	nemory – valu	e of FSR0 pre	-incremented	not a physical	register) –	N/A	53, 80
FSR0H	_	_	_	—	Indirect Data	Memory Addr	ess Pointer 0	High Byte	xxxx	53, 79
FSR0L	Indirect Data	Memory Addr	ess Pointer 0	Low Byte					XXXX XXXX	53, 79
WREG	Working Reg	jister							XXXX XXXX	53
INDF1	Uses contents of FSR1 to address data memory – value of FSR1 not changed (not a physical register)						ister)	N/A	53, 79	
POSTINC1	Uses contents of FSR1 to address data memory – value of FSR1 post-incremented (not a physical register)					al register)	N/A	53, 80		
POSTDEC1	Uses contents of FSR1 to address data memory – value of FSR1 post-decremented (not a physical register)					al register)	N/A	53, 80		
PREINC1	Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register)					register)	N/A	53, 80		
PLUSW1	Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) – value of FSR1 offset by W					register) –	N/A	53, 80		
FSR1H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 1	High Byte	XXXX	53, 79
FSR1L	Indirect Data	Memory Addr	ess Pointer 1	Low Byte					XXXX XXXX	53, 79
BSR		—		—	Bank Select	Register			0000	53, 68
INDF2	Uses contents of FSR2 to address data memory – value of FSR2 not changed (not a physical register)					N/A	54, 79			
POSTINC2	2 Uses contents of FSR2 to address data memory – value of FSR2 post-incremented (not a physical register)					N/A	54, 80			
POSTDEC2	2 Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register) N/A						N/A	54, 80		
PREINC2	Uses conten	ts of FSR2 to a	address data n	nemory – valu	e of FSR2 pre	-incremented	not a physical	register)	N/A	54, 80
PLUSW2	Uses content value of FSR	ts of FSR2 to a 2 offset by W	address data n	nemory – valu	e of FSR2 pre	-incremented	not a physical	register) –	N/A	54, 80
FSR2H	_	_	_	—	Indirect Data	Memory Addr	ess Pointer 2	High Byte	xxxx	54, 79
FSR2L	Indirect Data	Memory Addr	ess Pointer 2	Low Byte					XXXX XXXX	54, 79
STATUS	_	_	_	Ν	OV	Z	DC	С	x xxxx	54, 78

 $\label{eq:legend: second sec$ 

Note 1: Bit 21 of the PC is only available in Serial Programming modes.

2: These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.

3: This register and its bits are not implemented in 64-pin devices. In 80-pin devices, the bits are unwritable and read as '0' in Microcontroller mode.

4: The PLLEN bit is available only when either ECPLL or HSPLL Oscillator modes are selected; otherwise, the bit is read as '0'.

5: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

### REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-	1 R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INT2I	P INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	
bit 7	·						bit 0	
Legend:								
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'								
-n = Valu	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
DIT 7	$\frac{1}{1} = \frac{1}{1}$	External Interr	upt Priority bi	τ				
	$1 = \Pi g \Pi p \Pi c$ 0 = I ow prio	ority						
bit 6	INT1IP: INT1	External Interr	upt Priority bi	t				
	1 = High price	ority		-				
	0 = Low prio	rity						
bit 5	INT3IE: INT3	BExternal Interr	upt Enable bi	t				
	1 = Enables	the INT3 extern	nal interrupt					
	0 = Disables	the INT3 exter	nal interrupt					
bit 4	INT2IE: INT2	2 External Interr	upt Enable bi	t				
	1 = Enables	the INT2 extern the INT2 extern	nal interrupt					
bit 3		External Interr	unt Enable bi	t				
Sit 0	1 = Enables	the INT1 extern	nal interrupt					
	0 = Disables	the INT1 exter	nal interrupt					
bit 2	INT3IF: INT3	External Interr	upt Flag bit					
	1 = The INT	3 external interr	rupt occurred	(must be clear	ed in software)			
	0 = The INT	3 external interr	rupt did not o	ccur				
bit 1	INT2IF: INT2	External Interr	upt Flag bit	<i>,</i> ,, ,				
	1 = The INT:	2 external interr	rupt occurred	(must be clear	red in software)			
hit 0		Evternal Interr	upt tild not of	Jean				
DILO	1 = The INT	1 external interr	upt hay bit	(must be clear	ed in software)			
	0 = The INT	1 external interr	upt did not o	ccur				
Note:	Interrupt flag bits	are set when a	n interrupt co	ondition occurs	regardless of	the state of its	corresponding	
	are clear prior to e	nobal interrupt e	rrupt This fe	er sottware sho ature allows for	software pollin	appropriate inte	errupt flag bits	

### 19.4.3.3 Reception

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPxSTAT<0>), is set, or bit, SSPOV (SSPxCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 19.4.4** "Clock **Stretching**" for more detail.

### 19.4.3.4 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and the SCLx pin is held low regardless of SEN (see Section 19.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then pin, SCLx, should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-10).

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDAx line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPxBUF register. Again, pin, SCLx, must be enabled by setting bit, CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

#### 19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-17).







### FIGURE 20-2: BRG OVERFLOW SEQUENCE



### 20.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

#### 20.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TX1IF immediately following a load of TXREGx will return invalid results.

While TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data
	memory, so it is not available to the user.
2:	Flag bit, TX1IF, is set when enable bit
	TXEN is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9; can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

### FIGURE 20-3: EUSART TRANSMIT BLOCK DIAGRAM



### 21.5 A/D Conversions

Figure 21-3 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 21-4 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT<2:0> bits are set to '010' and a 4 TAD acquisition time has been selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

### 21.6 Use of the ECCP2 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the ECCP2 module. This requires that the CCP2M<3:0> bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

### FIGURE 21-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



### FIGURE 21-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



Syntax:RRNCF $f\{,d\{,a\}\}$ Operands: $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ $a \in [0, 1]$ Operation: $(f>) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>Status Affected:N, ZEncoding:010000daffffDescription:The contents of register 'f' are rotatedone bit to the right. If 'd' is '0', the result isplaced back in register 'f'.If 'a' is '0', the Access Bank will beselected, overriding the BSR value. If 'a'is '1', then the bank will be selected asper the BSR value.If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever f \le 95 (5Fh). SeeSection 25.2.3 "Byte-Oriented andBit-Oriented Instructions in IndexedLiteral Offset Mode" for details.Words:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeReadregister 'f'DatadestinationExample 1:RRNCFREG= 1101REG= 11010111$	Synta	CF	Rotate Ri	ight f (No	Carry	)	
Operands: $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ $a \in [0, 1]$ Operation: $(f < n >) \rightarrow dest < n - 1 >$ , $(f < 0 >) \rightarrow dest < 7 >$ Status Affected:N, ZEncoding: $0100$ $00da$ ffffDescription:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'.If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Vords:1Q1Q2Q3Q4DecodeRead register 'f'DatadestinationExample 1:RRNCFREG= 1101 0111	Oner	ax:	RRNCF	f {,d {,a}}			
Operation: $(f < n >) \rightarrow dest < n - 1 >$ , $(f < 0 >) \rightarrow dest < 7 >$ Status Affected:N, ZEncoding: $0100$ $00da$ $ffff$ Description:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DatadestinationExample 1:RRNCFREG=10100111	oper	ands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5			
Status Affected:       N, Z         Encoding:       0100       00da       ffff       ffff         Description:       The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'.       If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.         If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See         Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.         vords:       1         Cycles:       1         Q Cycle Activity:       Q1       Q2       Q3       Q4         Decode       Read       Process       Write to destination         Example 1:       RRNCF       REG, 1, 0       Before Instruction         REG       =       1101       0111	Oper	ation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$	dest <n 1<br="" –="">dest&lt;7&gt;</n>	_>,		
Encoding:       0100       00da       ffff       ffff         Description:       The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'.       If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.         ✓       register f         Words:       1         Q Cycle Activity:       Q1       Q2       Q3       Q4         Decode       Read       Process       Write to destination         Example 1:       RRNCF       REG, 1, 0       Before Instruction	Statu	is Affected:	N, Z				
Description:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'.If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f $\leq$ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and 	Enco	oding:	0100	00da	fff	ff ffff	
If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Vords:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DatadestinationExample 1:RRNCFREG=11010111	Desc	ription:	The conte one bit to is placed placed ba	ents of regi the right. I in W. If 'd' ck in regis	ister 'f If 'd' is is '1', ster 'f'.	' are rotated '0', the result the result is	
If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Vords:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to destinationExample 1:RRNCFREG=1010111			If 'a' is '0' selected, is '1', ther per the B	, the Acces overriding n the bank SR value.	ss Bar the B will be	nk will be SR value. If 'a' e selected as	
register f         Words:       1         Cycles:       1         Q Cycle Activity:       Q1       Q2       Q3       Q4         Decode       Read       Process       Write to destination         Example 1:       RRNCF       REG, 1, 0       Before Instruction         REG       =       1101       0111	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe						
Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111			Г	► re	egister	f	
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	Word	ls.	1				
Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111		25.	1				
Q1     Q2     Q3     Q4       Decode     Read register 'f'     Process Data     Write to destination       Example 1:     RRNCF     REG, 1, 0       Before Instruction REG     = 1101 0111	Cvcle						
Decode         Read register 'f'         Process Data         Write to destination           Example 1:         RRNCF         REG, 1, 0           Before Instruction REG         1101 0111	Cycle Q C	vcle Activitv:	I				
Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	Cycle Q C	ycle Activity: Q1	Q2	Q3	3	Q4	
Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	Cycle Q C	ycle Activity: Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	} ess a	Q4 Write to destination	
Before Instruction REG = 1101 0111	Q C	ycle Activity: Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	3 ess a	Q4 Write to destination	
	Cycle Q C <u>Exan</u>	ycle Activity: Q1 Decode	Q2 Read register 'f'	Q3 Proce Data REG, 1,	3 ess a , 0	Q4 Write to destination	
After Instruction REG = 1110 1011	Cycle Q C <u>Exan</u>	ycle Activity: Q1 Decode nple 1: Before Instruc REG	Q2 Read register 'f' RRNCF tion = 1101	Q3 Proce Data REG, 1, 0111	3 ess a . 0	Q4 Write to destination	
Example 2: RRNCF REG, 0, 0	Cycle Q C	ycle Activity: Q1 Decode nple 1: Before Instruct REG After Instruction REG	Q2 Read register 'f' RRNCF tion = 1101 m = 1110	Q3 Proce Data REG, 1, 0111 1011	3 ess a . 0	Q4 Write to destination	
Before Instruction	Cycle Q C Exan	ycle Activity: Q1 Decode nple 1: Before Instruc REG After Instructio REG	Q2 Read register 'f' RRNCF tion = 1101 m = 1110 RRNCF	Q3 Proce Data REG, 1, 0111 1011 REG, 0,	3 ess a 0	Q4 Write to destination	
W = ? REG = 1101 0111	Cycle Q C <u>Exan</u>	ycle Activity: Q1 Decode nple 1: Before Instruct REG After Instruction REG nple 2: Before Instruct	Q2 Read register 'f' RRNCF tion = 1101 m = 1110 RRNCF tion	Q3 Proce Data REG, 1, 0111 1011 REG, 0,	3 ess a . 0	Q4 Write to destination	
After Instruction W = 1110 1011 PFC = 1100 0011	Cycle Q C Exan	ycle Activity: Q1 Decode nple 1: Before Instruct REG After Instruction REG nple 2: Before Instruct W REG	Q2 Read register 'f' RRNCF tion = 1101 m RRNCF tion = ? = 1101	Q3 Proce Data REG, 1, 0111 1011 REG, 0, 0111	3 2555 a . 0	Q4 Write to destination	

SETF		Set f			
Synta	x:	SETF f{	a}		
Opera	ands:	$0 \le f \le 255$			
		<b>a</b> ∈[0,1]			
Opera	ation:	$FFh\tof$			
Status	Affected:	None			
Enco	ding:	0110	100a	ffff	ffff
Descr	iption:	The conter are set to I	nts of the Fh.	specified	I register
		lf 'a' is '0', lf 'a' is '1', GPR bank	the Acces the BSR i	ss Bank i s used to	s selected. o select the
If 'a' is '0' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details.					nstruction n operates ressing . See ted and n Indexed ails.
Words	s:	1			
Cycle	s:	1			
Q Cy	cle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read	Proce	SS	Write
		register 'f'	Data	a r	egister 'f'
Exam	<u>ple:</u>	SETF	RE	G <b>,</b> 1	
E	Before Instruct REG	tion = 5/	٨h		
ļ	Atter Instructio REG	in = Fl	-h		

TBLRD \*+ ;

Table Read (Continued)

=

01A358h

TBL	RD	Table Read						
Synta	ax:	TBLRD ( *; *	*+; *	-; +*)				
Oper	ands:	None						
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT						
Statu	s Affected:	None						
Enco	ding:	0000	00	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*	
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.						
		The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word						
		TBLPTR[(	TBLPTR[0] = 1: Most Significant Byte of Program Memory Word					
		The TBLRD instruction can modify the value of TBLPTR as follows:						
		no change						
		post-increment						
		post-decrement						
		• pre-increment						
Words:		1						
Cycles:		2						
Q Cycle Activity:								
	Q1	Q2		C	3		Q4	
	Decode	No operation		N opera	o ation	op	No peration	

No operation

(Write

TABLAT)

#### Before Instruction TABLAT TBLPTR MEMORY(00A356h) 55h 00A356h = = = 34h After Instruction TABLAT = 34h TBLPTR = 00A357h Example 2: TBLRD +\* ; Before Instruction TABLAT TBLPTR MEMORY(01A357h) MEMORY(01A358h) AAh 01A357h = = = 12h = 34h After Instruction TABLAT = 34h

TBLPTR

TBLRD

Example 1:

© 2009 Microchip Technology Inc.

No

operation

No operation

(Read Program

Memory)

No

operation



Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address Out Valid to ALE $\downarrow$ (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE $\downarrow$ to Address Out Invalid (address hold time)	5	_		ns
153	TwrH2adl	$\overline{WRn}$ $\uparrow$ to Data Out Invalid (data hold time)	5	_		ns
154	TwrL	WRn Pulse Width	0.5 Tcy – 5	0.5 TCY	_	ns
156	TadV2wrH	Data Valid before $\overline{WRn}$ $\uparrow$ (data setup time)	0.5 Tcy – 10	—	_	ns
157	TbsV2wrL	Byte Select Valid before $\overline{\text{WRn}} \downarrow$ (byte select setup time)	0.25 TCY	—	_	ns
157A	TwrH2bsl	WRn ↑ to Byte Select Invalid (byte select hold time)	0.125 Tcy – 5	_	_	ns
166	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	—	Тсү	_	ns
171	TalH2csL	Chip Enable Active to ALE $\downarrow$	0.25 TCY – 20	—		ns
171A	TubL2oeH	AD Valid to Chip Enable Active	_	_	10	ns





Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40 TT0H T0CKI High Pulse Wi		ulse Width	No prescaler	0.5 Tcy + 20	—	ns		
				With prescaler	10	_	ns	
41	T⊤0L	T0CKI Low Pulse Width		No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	—	ns	
42	T⊤0P	T0CKI Period		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T13CKI High Time	Synchronous, n	no prescaler 0.5 Tcy + 20		_	ns	
			Synchronous, with prescaler		10	_	ns	
			Asynchronous		30	—	ns	
46	TT1L	T13CKI Low Time	Synchronous, n	o prescaler	0.5 Tcy + 5	_	ns	
			Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	_	ns	
47	T⊤1P T13CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)	
			Asynchronous		60	_	ns	
	F⊤1	T13CKI Oscill	ator Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from Ex Timer Increme	External T13CKI Clock Edge to nent		2 Tosc	7 Tosc		

### 28.2 Package Details

The following sections give the technical details of the packages.

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimen	sion Limits	MIN	NOM	MAX		
Number of Leads	Ν	64				
Lead Pitch	е	0.50 BSC				
Overall Height	А	_	-	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	¢	0°	3.5°	7°		
Overall Width	E	12.00 BSC				
Overall Length	D	12.00 BSC				
Molded Package Width	E1	10.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Thickness	С	0.09	_	0.20		
Lead Width	b	0.17	0.22	0.27		
Mold Draft Angle Top	α	11°	12°	13°		
Mold Draft Angle Bottom	β	11°	12°	13°		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B