



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66j15t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nama	Pin Number	Pin	Pin Buffer	Description
Pin Name	n Name TQFP Type Type PORTC is a bidirectional I/O port.			
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	30	I/O O I	ST — ST	PORTC is a bidirectional I/O port. Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 <sup>(1)</sup> P2A <sup>(1)</sup>	29	I/O I I/O O	ST CMOS ST —	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A.
RC2/ECCP1/P1A RC2 ECCP1 P1A	33	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. ECCP1 PWM output A.
RC3/SCK1/SCL1 RC3 SCK1 SCL1	34	I/O I/O I/O	ST ST I <sup>2</sup> C/SMB	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode.
RC4/SDI1/SDA1 RC4 SDI1 SDA1	35	I/O I I/O	ST ST I <sup>2</sup> C/SMB	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.
RC5/SDO1 RC5 SDO1	36	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX1/CK1 RC6 TX1 CK1	31	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).
RC7/RX1/DT1 RC7 RX1 DT1	32	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).
ST = Sc I = InI P = Pc $I^2C/SMB = I^2C$	ower C™/SMBus inpu	put with ( ut buffer		CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) guration bit, CCP2MX, is set.

#### TABLE 1-3: PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

**Note 1:** Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

2: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared.

NOTES:

TABLE 5-2:         INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt					
PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน					
PIC18F6XJ1X PIC18F8XJ1X	1 1111	1 1111	u uuuu					
PIC18F6XJ1X PIC18F8XJ1X	1111 111-	1111 111-	uuuu uuu-					
PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน					
PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	นนนน นนนน					
PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	11 1111	11 1111	uu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	uuuu uuuu	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	x xxxx	u uuuu	u uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXX-	uuuu uuu-	uuuu uuu-					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	xx xxxxx	uu uuuu	uu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	0000 xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	111x xxxx	111u uuuu	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	x000 000-	x000 000-	uuuu uuu-					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	uuuu uuuu	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	0x 0000	0u 0000	uu uuuu					
PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	01-0 0-00	01-0 0-00	uu-u u-uu					
PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					
PIC18F6XJ1X PIC18F8XJ1X	01-0 0-00	01-0 0-00	uu-u u-uu					
	Applicable DevicesPIC18F6XJ1XPIC18F8XJ1XPIC18F6XJ1XPIC18F6XJ1XPIC18F6XJ1XPIC18F8XJ1XPIC18F6XJ1XPIC18F8XJ1XPIC18F6XJ1XPI	Applicable Devices         Power-on Reset, Brown-out Reset           PIC18F6XJ1X         PIC18F8XJ1X         1111         1111           PIC18F6XJ1X         PIC18F8XJ1X        11         1111           PIC18F6XJ1X         PIC18F8XJ1X         xxxx         xxxx           PIC18F6XJ1X         PIC18F8XJ1X         xxxx         xxxx           PIC18F6XJ1X         PIC18F8XJ1X         xxxx         xxxx           PIC18F6XJ1X         PIC18F8XJ1X         xxxx         xxxx           PIC18F6XJ1X         PIC18F8XJ1X         xxxx         xxxxx	Applicable Devices         Power-on Reset, Brown-out Reset         MCLR Resets           PIC18F6XJ1X         PIC18F8XJ1X         1111 </td					

#### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

**2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for Reset value for specific condition.

TABLE 5-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt					
ECCP1DEL	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					
TMR4	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
PR4	PIC18F6XJ1X PIC18F8XJ1X	1111 1111	1111 1111	1111 1111					
T4CON	PIC18F6XJ1X PIC18F8XJ1X	-000 0000	-000 0000	-uuu uuuu					
CCPR4H	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
CCPR4L	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	นนนน นนนน	uuuu uuuu					
CCP4CON	PIC18F6XJ1X PIC18F8XJ1X	00 0000	00 0000	uu uuuu					
CCPR5H	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
CCPR5L	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
CCP5CON	PIC18F6XJ1X PIC18F8XJ1X	00 0000	00 0000	uu uuuu					
SPBRG2	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
RCREG2	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
TXREG2	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					
TXSTA2	PIC18F6XJ1X PIC18F8XJ1X	0000 0010	0000 0010	uuuu uuuu					
RCSTA2	PIC18F6XJ1X PIC18F8XJ1X	0000 000x	0000 000x	uuuu uuuu					
ECCP3AS	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
ECCP3DEL	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					
ECCP2AS	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
ECCP2DEL	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
SSP2BUF	PIC18F6XJ1X PIC18F8XJ1X	XXXX XXXX	սսսս սսսս	uuuu uuuu					
SSP2ADD	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
SSP2STAT	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu					
SSP2CON1	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					
SSP2CON2	PIC18F6XJ1X PIC18F8XJ1X	0000 0000	0000 0000	սսսս սսսս					

#### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for Reset value for specific condition.

### 6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Section 6.3.2 "Access Bank"). An example of Access Bank remapping in this addressing mode is shown in Figure 6-12.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

### 6.6.4 BSR IN INDEXED LITERAL OFFSET MODE


Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

### FIGURE 6-12: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING




#### 8.7.1 **8-BIT MODE TIMING**

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 8-7 and Figure 8-8.



#### **FIGURE 8-7:** EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED

#### **EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED FIGURE 8-8: MICROCONTROLLER MODE)**



#### 18.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the PxM<1:0> and CCPxM<3:0> bits of the CCPxCON register (CCPxCON<7:6> and CCPxCON<3:0>, respectively).

For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 18-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM

waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

#### 18.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the equation:

#### **EQUATION 18-1:**


```
PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)
```

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.





#### 18.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the equation:


#### EQUATION 18-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • TOSC • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

#### EQUATION 18-3:



Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

#### 18.4.3 PWM OUTPUT CONFIGURATIONS

The P1M<1:0> bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- · Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 18.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.


The general relationship of the outputs in all configurations is summarized in Figure 18-2.

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

#### 18.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 18-6. P1A, P1B, P1C and P1D outputs are multiplexed with the port pins as described in Table 18-1, Table 18-2 and Table 18-3. The corresponding TRIS bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





#### 18.4.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 18-4 for illustration. The lower seven bits of the ECCP1DEL register (Register 18-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

#### 18.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

R/W-0

A shutdown event can be caused by either of the two comparator modules or the FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low-level digital signal on the FLT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS<2:0> bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSS1AC<1:0> and PSS1BD<1:0> bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCP1ASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCP1ASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCP1ASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCP1ASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

**Note:** Writing to the ECCP1ASE bit is disabled while a shutdown condition is active.

R/W-0

R/W-0

R/W-0

R/W-0	R/VV-U	R/W-U	R/W-U	R/W-U	R/W-U	R/W-0	R/W-U	
PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0	
bit 7							bit 0	
Legend:								
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'								
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 7 bit 6-0	<ul> <li>PxRSEN: PWM Restart Enable bit</li> <li>1 = Upon auto-shutdown, the ECCPxASE bit clears automatically once the shutdown event g away; the PWM restarts automatically</li> <li>0 = Upon auto-shutdown, ECCPxASE must be cleared in software to restart the PWM</li> <li>PxDC&lt;6:0&gt;: PWM Delay Count bits</li> <li>Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PM signal to transition to active.</li> </ul>							

R/W-0

R/W-0

#### REGISTER 18-2: ECCPxDEL: PWM DEAD-BAND DELAY REGISTER

R/W-0

R/W-0

#### 19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (Timer1 oscillator) or the INTOSC source. See Section 3.6 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

#### 19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control I	Bits State
Terminology	СКР	CKE
0, 0	0	1
0, 1	0	0
1, 0	1	1
1, 1	1	0

There is also an SMP bit which controls when the data is sampled.

### 19.3.11 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM<3:0> bits of the SSPxCON1 register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 module's operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

#### 19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-17).






Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	55
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	55
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	55
PIR2	OSCFIF	CMIF	_	_	BCL1IF	_	TMR3IF	CCP2IF	55
PIE2	OSCFIE	CMIE	—	_	BCL1IE	—	TMR3IE	CCP2IE	55
IPR2	OSCFIP	CMIP	_	_	BCL1IP	_	TMR3IP	CCP2IP	55
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	55
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	55
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	55
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	56
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	56
SSP1BUF	MSSP1 Re	ceive Buffer	/Transmit R	egister					54
SSP1ADD		dress Regist ud Rate Rele							57
SSPxCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	54, 57
SSPxCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5	ACKEN/ ADMSK4	RCEN/ ADMSK3	PEN/ ADMSK2	RSEN/ ADMSK1	SEN	54, 57
SSPxSTAT	SMP	MP CKE D/Ā P S R/W UA BF					54, 57		
SSP2BUF	MSSP2 Re	ceive Buffer	/Transmit R	egister	•	•			54
SSP2ADD		dress Regist ud Rate Rele			er mode)				57

### TABLE 19-4: REGISTERS ASSOCIATED WITH I<sup>2</sup>C<sup>™</sup> OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in  $I^2C^{TM}$  mode.



#### FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

#### TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	55
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	55
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	55
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	55
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	55
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	55
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
TXREGx	EUSARTx	Transmit Re	gister						55
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	55
BAUDCONx	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	56
SPBRGHx	EUSARTx	Baud Rate C	Generator R	egister Higl	n Byte				56
SPBRGx	EUSARTx	Baud Rate G	Generator R	egister Low	Byte				56

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

### 21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has 11 inputs for the 64-pin devices and 15 for the 80-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

#### REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	) U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCA	L —	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Reada		W = Writable		-	mented bit, rea		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 7		Calibration bit					
		n is performed	on next A/D	conversion			
		/D Converter o			erformed)		
bit 6	Unimplemen	ted: Read as '	0'				
bit 5-2	CHS<3:0>: A	nalog Channel	Select bits				
	0000 <b>= Chan</b>	· · · ·					
	0001 <b>= Chan</b>						
	0010 = Chan	. ,					
	0011 <b>= Chan</b> 0100 <b>= Chan</b>	· · ·					
	0100 <b>– Unus</b>	. ,					
	0110 <b>= Chan</b>						
	0111 <b>= Chan</b>						
	1000 <b>= Chan</b>						
	1001 = Chan	nel 9 (AN9) nel 10 (AN10)					
		nel 11 (AN11)					
	1100 <b>= Chan</b>	nel 12 (AN12) <sup>(</sup>	1,2)				
	1101 <b>= Unim</b>	plemented <sup>(1,2)</sup>					
	1110 <b>= Unim</b>	plemented <sup><math>(1,2)</math></sup>					
		plemented <sup>(1,2)</sup>	<b>.</b>				
bit 1		/D Conversion	Status bit				
	<u>When ADON</u>	<u>= 1:</u> ersion in progre					
	0 = A/D Idle	ersion in progre	533				
bit 0	ADON: A/D C	Dn bit					
	1 = A/D conve	erter module is	enabled				
	0 = A/D conve	erter module is	disabled				
Note 1:	These channels ar	e not impleme	nted on 64-pi	n devices.			
2:	Performing a conv	-	-		urn random val	ues.	

#### TABLE 24-2: CONFIGURATION BITS AND DEVICE IDs

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value <sup>(1)</sup>
300000h	CONFIG1L	DEBUG	XINST	STVREN		_		—	WDTEN	1111
300001h	CONFIG1H	(2)	(2)	(2)	(2)	_(3)	CP0	—	_	01
300002h	CONFIG2L	IESO	FCMEN	_	_	_	FOSC2	FOSC1	FOSC0	11111
300003h	CONFIG2H	(2)	(2)	(2)	(2)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	1111
300004h	CONFIG3L	WAIT <sup>(4)</sup>	BW <sup>(4)</sup>	EMB1 <sup>(4)</sup>	EMB0 <sup>(4)</sup>	EASHFT <sup>(4)</sup>	-	_	_	1111 1
300005h	CONFIG3H	(2)	(2)	(2)	(2)	_	_	ECCPMX <sup>(4)</sup>	CCP2MX	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	×××× ×××××(5)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 10x1 <b>(5)</b>

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

**Note 1:** Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

**3:** This bit should always be maintained as '0'.

4: Implemented in 80-pin devices only. On 64-pin devices, these bits are reserved and should always be maintained as '1'.

5: See Register 24-7 and Register 24-8 for DEVID values. These registers are read-only and cannot be programmed by the user.

BTFS	SC Bit Test File, Skip if Clear		BTFSS	Bit Test File	Bit Test File, Skip if Set				
Synta	X:	BTFSC f, b {,a}			Syntax:	BTFSS f, b {	BTFSS f, b {,a}		
Operands:		0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0, 1]			
Opera	ation:	skip if (f <b>)</b>	= 0		Operation:	skip if (f <b>)</b>	= 1		
Statu	s Affected:	None			Status Affected:	None			
Enco	ding:	1011	bbba ff	ff ffff	Encoding:	1010	bbba ff	ff ffff	
Description:		instruction is the next instruction current instruction and a NOP is	gister 'f' is '0', f skipped. If bit ruction fetched uction executio executed inst cle instruction.	'b' is '0', then during the n is discarded ead, making	Description:	instruction is the next instruction current instruction and a NOP is	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.		
			e Access Banl BSR is used to	is selected. If select the		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
		is enabled, ti Indexed Lite whenever f ≤ Section 25.2 Bit-Oriented	d the extended his instruction ral Offset Addr 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d	essing mode nted and in Indexed		set is enable Indexed Lite whenever f ≤ Section 25.2 Bit-Oriented	d the extended d, this instructi ral Offset Addr 25 (5Fh). See 2.3 "Byte-Orie I Instructions at Mode" for d	on operates in ressing mode ented and in Indexed	
Word	s:	1			Words:	1			
Cycles:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.			Cycles:	<ul><li>1(2)</li><li>Note: 3 cycles if skip and followed by a 2-word instruction.</li></ul>			
QC	cle Activity:	,			Q Cycle Activity:	,			
-	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	No operation	Decode	Read register 'f'	Process Data	No operation	
lf ski	p:			· · · · · · · · · · · · · · · · · · ·	If skip:				
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	No	No	No	No	No	No	No	No	
lfeki	operation	operation	operation	operation	operation If skip and followe	operation	operation	operation	
II SKI	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	No	No	No	No	No	No	No	No	
	operation	operation	operation	operation	operation	operation	operation	operation	
	No operation	No operation	No operation	No operation	No operation	No operation	No operation	No operation	
Example: HERE BTFSC FLAG, 1, 0 FALSE : TRUE :				Example:	HERE BI FALSE : TRUE :	FSS FLAG	<b>,</b> 1 <b>,</b> 0		
$\begin{array}{rcl} Before Instruction & & \\ PC & = & address & (HERE) \\ After Instruction & & \\ If FLAG<1> & = & 0; \\ PC & = & address & (TRUE) \\ If FLAG<1> & = & 1; \\ PC & = & address & (FALSE) \\ \end{array}$				Before Instru PC After Instruct If FLAG PC If FLAG PC	ction = add ion <1> = 0; ; = add <1> = 1;	ress (HERE) ress (False) ress (True)	)		

SLE	ELEEP Enter Sleep Mode		SUBF	WB	Subtract f from W with Borrow					
Synta	ax:	SLEEP		Syntax		SUBFWB f {,d {,a}}				
Oper	ands:	None	None			nds:	$0 \le f \le 255$			
$0 \rightarrow \underline{WDT}$		$00h \rightarrow WE$	$h \rightarrow WDT$ ,				$d \in [0, 1]$			
			postscaler,		Onered	Operation:		$\mathbf{a} \in [0, 1]$		
		$1 \rightarrow 10,$ $0 \rightarrow PD$	$1 \rightarrow \underline{TO},\\ 0 \rightarrow \overline{PD}$			Status Affected:		$(W) - (f) - (\overline{C}) \rightarrow dest$		
Statu	s Affected:	TO, PD					N, OV, C, DC, Z			
Enco	oding:	0000	0000 000	0 0011	Encod	•				
Desc	ription: The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared.		Desch	Description: Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in register 'f'.						
Word	le.	•	ssor is put into scillator stoppe	•				e Access Bank BSR is used to	is selected. If select the	
Cycle		1				If 'a' is '0' and the exter				
-	ycle Activity:	I					set is enabled, this instruction operates in Indexed Literal Offset Addressing mode			
QU	Q1	Q2	Q3	Q4				95 (5Fh). See	0	
	Decode	No operation	Process Data	Go to Sleep			Section 25.2 Bit-Oriented	.3 "Byte-Orie Instructions t Mode" for d	nted and in Indexed	
Exan	nnlo:	SLEEP			Words	:	1			
	Before Instruc				Cycles	:	1			
	$\overline{TO} = ?$		Q Cyc	cle Activity:						
PD = ?		?				Q1	Q2	Q3	Q4	
	After Instruction TO = 1 + PD = 0				Decode	Read register 'f'	Process Data	Write to destination		
		0			Examp	Example 1: SUBFWB REG, 1, 0				
† If	WDT causes	wake-up, this b	oit is cleared.		В	Before Instruction				
						REG W	= 3 = 2			
					Δ	C fter Instructio	= 1			
						REG	= FF			
						W C	= 2 = 0			
						Z N	= 0	sult is negative	۵	
					Examp		SUBFWB			
					•	efore Instruc		-, -, -		
						REG W	= 2 = 5			
						С	= 1			
				After Instruction REG = 2						
						W	= 3			
						C Z	= 1 = 0			
					<b>F</b>	N	= 0 ; re	sult is positive		

1 2 0 = =

SUBFWB

Example 3:

Before Instruction REG W C

After Instruction

REG W C Z N

; result is zero

REG, 1, 0

XORWF	Exclusive	Exclusive OR W with f						
Syntax:	XORWF	f {,d {,a}}						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	d ∈ [0,1]						
Operation:	(W) .XOR.	(f) $\rightarrow$ dest						
Status Affected:	N, Z							
Encoding:	0001	10da ffi	ff ffff					
Description:	register 'f'. I in W. If 'd' is	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f'.						
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.						
	set is enabl in Indexed mode when Section 25 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	Write to destination					
Example: XORWF REG, 1, 0								
Before Instruction								
REG W	= AFh = B5h							
After Instructic REG W	on = 1Ah = B5h							

### 25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB<sup>®</sup> IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F87J10 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.