



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f85j10-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nome	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/PSP0 RD0 PSP0	58	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD1/PSP1 RD1 PSP1	55	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD2/PSP2 RD2 PSP2	54	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD3/PSP3 RD3 PSP3	53	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD4/PSP4/SDO2 RD4 PSP4 SDO2	52	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. SPI data out.
RD5/PSP5/SDI2/SDA2 RD5 PSP5 SDI2 SDA2	51	I/O I/O I I/O	ST TTL ST I <sup>2</sup> C/SMB	Digital I/O. Parallel Slave Port data. SPI data in. I <sup>2</sup> C™ data I/O.
RD6/PSP6/SCK2/SCL2 RD6 PSP6 SCK2 SCL2	50	I/O I/O I/O I/O	ST TTL ST I <sup>2</sup> C/SMB	Digital I/O. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C mode.
RD7/PSP7/ <u>SS2</u> RD7 <u>PSP</u> 7 SS2	49	I/O I/O I	ST TTL TTL	Digital I/O. Parallel Slave Port data. SPI slave select input.
Legend: TTL = TT ST = Sc I = In P = Pc $I^2C/SMB = I^2C$	L compatible in chmitt Trigger in out ower C™/SMBus inpt	nput put with ( ut buffer	CMOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

#### TABLE 1-3: PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

**Note 1:** Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

2: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared.

Din Nome	Pin Number	Pin	Buffer	Description				
Pin Name	TQFP	Туре	Туре	Description				
				PORTH is a bidirectional I/O port.				
RH0/A16	79							
RH0		I/O	ST	Digital I/O.				
A16		I/O	TTL	External memory address/data 16.				
RH1/A17	80							
RH1		I/O	ST	Digital I/O.				
A17		I/O	TTL	External memory address/data 17.				
RH2/A18	1							
RH2		I/O	ST	Digital I/O.				
A18		I/O	TTL	External memory address/data 18.				
RH3/A19	2							
RH3		I/O	ST	Digital I/O.				
A19		1/0	IIL	External memory address/data 19.				
RH4/AN12/P3C	22							
RH4		1/0	ST	Digital I/O.				
AN12 P3C(5)			Analog	Analog Input 12.				
		U						
RH5/AN13/P3B	21	1/0	ет	Digital I/O				
AN13		1/0	Analog	Analog input 13				
P3B <sup>(5)</sup>		Ö		ECCP3 PWM output B.				
	20							
RH6	20	I/O	ST	Digital I/O.				
AN14		1	Analog	Analog input 14.				
P1C <sup>(5)</sup>		0	_	ECCP1 PWM output C.				
RH7/AN15/P1B	19							
RH7		I/O	ST	Digital I/O.				
AN15		I	Analog	Analog input 15.				
P1B <sup>(3)</sup>		0	—	ECCP1 PWM output B.				
Legend: TTL = TT	L compatible in	out		CMOS = CMOS compatible input or output				
SI = SC	nmitt Trigger inp	ut with C	IVIUS IEVEIS	s Analog = Analog Input O = Output				
P = Pc	ower			OD = Open-Drain (no P diode to VDD)				

#### TABLE 1-4: PIC18F8XJ10/8XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

P = Power I<sup>2</sup>C/SMB = I<sup>2</sup>C™/SMBus input buffer

**Note 1:** Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

5: Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).

# TABLE 3-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Osc Type	Crystal	Typical Capacitor Values Tested:					
	Fieq.	C1	C2				
HS	4 MHz	27 pF	27 pF				
	8 MHz	22 pF	22 pF				
	20 MHz	15 pF	15 pF				

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.** 

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:
4 MHz
8 MHz
20 MHz

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - Rs may be required to avoid overdriving crystals with low drive level specification.
  - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

### 3.3 External Clock Input (EC Modes)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-2 shows the pin connections for the EC Oscillator mode.

#### FIGURE 3-2: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-3. In this configuration, the divide-by-4 output on OSC2 is not available.

FIGURE 3-3:

#### EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)



## 5.0 RESET

The PIC18F87J10 family of devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 6.1.6.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)".

A simplified block diagram of the on-chip Reset circuit is shown in Figure 5-1.

### 5.1 RCON Register

Device Reset events are tracked through the RCON register (Register ). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.6 "Reset State of Registers"**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 10.0 "Interrupts"**.

#### FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



NOTES:



### 6.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 6-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

NOTES:

### 7.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 7.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 7-1. These operations on the TBLPTR only affect the low-order 21 bits.

### 7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the seven LSbs of the Table Pointer register (TBLPTR<6:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 12 MSbs of the TBLPTR (TBLPTR<21:10>) determine which program memory block of 1024 bytes is written to. For more detail, see **Section 7.5 "Writing to Flash Program Memory"**.

When an erase of program memory is executed, the 12 MSbs of the Table Pointer register point to the 1024-byte block that will be erased. The Least Significant bits are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

#### TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



### 8.6.2 16-BIT WORD WRITE MODE

Figure 8-2 shows an example of 16-Bit Word Write mode for PIC18F65J10 devices. This mode is used for word-wide memories which include some of the EPROM and Flash type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD<15:0> bus. The contents of the holding latch are presented on the lower byte of the AD<15:0> bus.

<u>The WRH</u> signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.



#### FIGURE 8-2: 16-BIT WORD WRITE MODE EXAMPLE

### 10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 10-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit
	<ul><li>1 = Enables the PSP read/write interrupt</li><li>0 = Disables the PSP read/write interrupt</li></ul>
bit 6	ADIE: A/D Converter Interrupt Enable bit
	<ul><li>1 = Enables the A/D interrupt</li><li>0 = Disables the A/D interrupt</li></ul>
bit 5	RC1IE: EUSART1 Receive Interrupt Enable bit
	<ul><li>1 = Enables the EUSART1 receive interrupt</li><li>0 = Disables the EUSART1 receive interrupt</li></ul>
bit 4	TX1IE: EUSART1 Transmit Interrupt Enable bit
	<ul><li>1 = Enables the EUSART1 transmit interrupt</li><li>0 = Disables the EUSART1 transmit interrupt</li></ul>
bit 3	SSP1IE: Master Synchronous Serial Port 1 Interrupt Enable bit
	<ul><li>1 = Enables the MSSP1 interrupt</li><li>0 = Disables the MSSP1 interrupt</li></ul>
bit 2	CCP1IE: ECCP1 Interrupt Enable bit
	<ul><li>1 = Enables the ECCP1 interrupt</li><li>0 = Disables the ECCP1 interrupt</li></ul>
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	<ul><li>1 = Enables the TMR2 to PR2 match interrupt</li><li>0 = Disables the TMR2 to PR2 match interrupt</li></ul>
bit 0	<b>TMR1IE:</b> TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt

# 11.6 PORTE, TRISE and LATE Registers

PORTE is a 7-bit wide, bidirectional port. The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTE are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	These pins are configured as digital inputs
	on any device Reset.

On 80-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled, by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTE is the high-order byte of the multiplexed address/data bus (AD<15:8>). The TRISE bits are also overridden.

Each of the PORTE pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, REPU (PORTG<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset. PORTE is also multiplexed with Enhanced PWM outputs B and C for ECCP1 and ECCP3 and outputs B, C and D for ECCP2. For all devices, their default assignments are on PORTE<6:3>. On 80-pin devices, the multiplexing for the outputs of ECCP1 and ECCP3 is controlled by the ECCPMX Configuration bit. Clearing this bit reassigns the P1B/P1C and P3B/P3C outputs to PORTH.

For devices operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM output 2A. This is done by clearing the CCP2MX Configuration bit.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0, RE1 and RE2) are configured as digital control inputs for the port. The control functions are summarized in Table 11-11. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the corresponding TRISE bits are set to configure these pins as digital inputs.

### EXAMPLE 11-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
OLDE	T 3 M D	; data latches
CLRF	LATE	; Alternate method
		; data latches
MOVLW	03h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<1:0> as inputs
		; RE :2 as outputs

### 19.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case, the  $R/\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I<sup>2</sup>C operation. See **Section 19.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

# 20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false end-of-character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

# 20.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

### FIGURE 20-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION

0804	n.n.n.n.	a.n.n.a.	pununun.	(N.)	unin.r	unin	in nini	uninin.	./%./%	inini)	ЗŅ.	ana an	19.19.1	<i>1.1</i> %.
100	) – 83. ost. byj	ges	· :		· · · · · · · · · · · · · · · · · · ·	; 	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,	Gjineren	e -
NY 18 NY 1	, ,,,,,,,,,,,,,,,		7 :	2 J		5	2			2	2	, 		
20.020 x 2.05x	<u>.</u>	:	; 	h		a.		4	Juino	umand				
- 5 - 6 - 7 - 7 - 6 - 7 - 6 - 7 - 7 - 7 - 7	s 5	: ;	;	4 - 34 7 - 5	uuuuuuu ``		,		. guurus					
88088	s ,	;			:	·····	* gaaaaaaaaaaaa * g				·····			
	;	2	,					Official de	e tetye	er rørd	ci ip	20000	7.	
			,											

### FIGURE 20-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



Branch if Carry

BC n -128 ≤ n ≤ 127

ANDWF	AND W wi	th f	вс	вс		
Syntax:	ANDWF	f {,d {,a}	}		Syn	tax:
Operands:	$0 \le f \le 255$		Ope	erands:		
	d ∈ [0,1] a ∈ [0,1]				Оре	eration:
Operation:	(W) .AND.	(f) $\rightarrow$ des	t		Stat	us Affected
Status Affected:	N, Z				Enc	odina:
Encoding:	0001	01da	ffff	ffff		cription:
Description:	The conter register 'f'. in W. If 'd' is in register ' If 'a' is '0', 1 If 'a' is '1', 1 GPR bank.	If 'd' is '0' s '1', the r f'. the Acces the BSR i	re ANDec , the resul result is sto s Bank is s used to	l with t is stored ored back selected. select the		
	lf 'a' is '0' a	and the ex	tended in	struction	Wor	ds:
	set is enab	led, this i	nstruction	operates	Сус	les:
	mode when Section 25 Bit-Oriente Literal Off	blever f ≤ 5 5.2.3 "By ad Instru set Mode	95 (5Fh). te-Oriente ctions in o" for deta	See ad and Indexed ils.	Q ( If J	Cycle Activity: ump: Q1 Decode
Words:	1					
Cycles:	1					No
Q Cycle Activity:					If N	
Q1	Q2	Q3	_	Q4		Q1
Decode	Read register 'f'	Proce Data	ss V a des	Vrite to stination		Decode
Example:	ANDWF	REG,	0, 0		<u>Exa</u>	mple:
Before Instruc W REG After Instructio	tion = 17h = C2h on					Before Instruct PC After Instruction If Carry
w REG	= 02h = C2h					PC If Carry PC

ation:	if Carry bit is '1', (PC) + 2 + 2n $\rightarrow$ PC								
is Affected:	None	None							
oding:	1110	0010 nn	nn nnnn						
cription:	If the Carry will branch.	bit is '1', then	the program						
	The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.								
ls: 1									
es:	1(2)	1(2)							
ycle Activity: Imp:									
Q1	Q2	Q3	Q4						
Decode	Read literal 'n'	Process Data	Write to PC						
No operation	No operation	No operation	No operation						
o Jump:									
Q1	Q2	Q3	Q4						
Decode	Read literal 'n'	Process Data	No operation						
nple:	HERE	BC 5							
Before Instruc	tion								
PC After Instruction	= ad	dress (HERE	)						
If Carry PC	= 1; = ad	dress (HERE	+ 12)						

=

0; address (HERE + 2)

BNC		Branch if N	lot Carry		BNN		Branch if N	lot Negative		
Synta	x:	BNC n			Synt	ax:	BNN n			
Opera	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤ 1	127		
Opera	ation:	if Carry bit is '0', (PC) + 2 + 2n → PC		Oper	ation:	if Negative (PC) + 2 + 2	bit is '0', 2n → PC			
Status	atus Affected: None		Statu	s Affected:	None					
Encod	ding:	1110	0011 nnr	nn nnnn	Enco	ding:	1110	0111 nn	nn nnnn	
Descr	iption:	If the Carry bit is '0', then the program will branch.		Desc	Description: If the Nega program wi		tive bit is '0', t Il branch.	hen the		
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.			The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in	nplement num e PC. Since th d to fetch the the new addr n. This instruc istruction.	nber '2n' is ne PC will have next ess will be tion is then a					
Words	rds: 1		Word	ls:	1					
Cycle	eles: 1(2)		Cycle	es:	1(2)					
Q Cy If Jur	cle Activity:				Q C If Ju	ycle Activity: mp:				
_	Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC	
	No	No	No	No		No	No	No	No	
	operation	operation	operation	operation		operation	operation	operation	operation	
lf No	Jump:				If No	o Jump:				
F	Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4	
	Decode	Read literal	Process	No		Decode	Read literal	Process	No	
		'n'	Data	operation			'n'	Data	operation	
<u>Exam</u>	<u>ple:</u>	HERE	BNC Jump		Exar	nple:	HERE	BNN Jump	)	
E	Before Instruc	tion				Before Instruc	ction			
	PC	= ad	dress (HERE)	1		PC	= ad	dress (HERE	)	
ŀ	After Instruction	on				After Instructio	on			
	It Carry PC	= 0; = ad	dress (Jump)			It Negati PC	ve = 0; = ad	dress (Jumo		
	If Carry	= 1;				If Negati	ve = 1;		,	
	PC	= ad	dress (HERE	PC = address (HERE + 2)			PC = address (HERE + 2)			

TBLRD \*+ ;

Table Read (Continued)

=

01A358h

TBL	RD	Table Read						
Synta	ax:	TBLRD ( *; *	*+; *	-; +*)				
Oper	ands:	None						
Oper	Diperation: if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT						т, т, т. т	
Statu	s Affected:	None						
Enco	ding:	0000	00	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*	
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.						
		The TBLPT each byte in has a 2-Mby	R (a the /te a	21-bit progra ddres	pointe am me s rang	er) po emory e.	oints to 7. TBLPTR	
		TBLPTR	<b>)] =</b> (	): Lea Pro	ist Sigr gram I	nificai Memo	nt Byte of bry Word	
		TBLPTR[(	)] = 1	L: Mo Pro	st Sign gram I	ifican Memo	t Byte of bry Word	
		The TBLRD of TBLPTR	instr as fo	uction bllows	can m	nodify	the value	
		no change						
		post-increment						
		<ul> <li>post-decr</li> </ul>	post-decrement					
		pre-increment						
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity:	:		_	_			
	Q1	Q2		C	3		Q4	
	Decode	No operation		N opera	o ation	op	No peration	

No operation

(Write

TABLAT)

#### Before Instruction TABLAT TBLPTR MEMORY(00A356h) 55h 00A356h = = = 34h After Instruction TABLAT = 34h TBLPTR = 00A357h Example 2: TBLRD +\* ; Before Instruction TABLAT TBLPTR MEMORY(01A357h) MEMORY(01A358h) AAh 01A357h = = = 12h = 34h After Instruction TABLAT = 34h

TBLPTR

TBLRD

Example 1:

© 2009 Microchip Technology Inc.

No

operation

No operation

(Read Program

Memory)

No

operation



Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address Out Valid to ALE $\downarrow$ (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE $\downarrow$ to Address Out Invalid (address hold time)	5	_		ns
153	TwrH2adl	$\overline{WRn}$ $\uparrow$ to Data Out Invalid (data hold time)	5	_		ns
154	TwrL	WRn Pulse Width	0.5 Tcy – 5	0.5 TCY	_	ns
156	TadV2wrH	Data Valid before $\overline{WRn}$ $\uparrow$ (data setup time)	0.5 Tcy – 10	—	_	ns
157	TbsV2wrL	Byte Select Valid before $\overline{\text{WRn}} \downarrow$ (byte select setup time)	0.25 TCY	—	_	ns
157A	TwrH2bsl	WRn ↑ to Byte Select Invalid (byte select hold time)	0.125 Tcy – 5	_	_	ns
166	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	—	Тсү	_	ns
171	TalH2csL	Chip Enable Active to ALE $\downarrow$	0.25 TCY – 20	—		ns
171A	TubL2oeH	AD Valid to Chip Enable Active	_	_	10	ns



# TABLE 27-22: MASTER SSP I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	—		first clock pulse is
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
	Hold Time		400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	]	

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.





Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	_	_	10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error	—		<±1	LSb	$\Delta V \text{REF} \geq 3.0 V$
A04	Edl	Differential Linearity Error	—	_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A06	EOFF	Offset Error	—	_	<±3	LSb	$\Delta V \text{REF} \geq 3.0 V$
A07	Egn	Gain Error	—	_	<±3	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A10	—	Monotonicity	G	uarantee	d <sup>(1)</sup>	_	$VSS \le VAIN \le VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	2.0 3			V V	VDD < 3.0V $VDD \ge 3.0V$
A21	Vrefh	Reference Voltage High	Vss	_	VREFH	V	
A22	Vrefl	Reference Voltage Low	Vss – 0.3V	_	Vdd - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL	_	VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	_	2.5	kΩ	
A50	IREF	VREF Input Current <sup>(2)</sup>	—		5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

### TABLE 27-26: A/D CONVERTER CHARACTERISTICS: PIC18F87J10 FAMILY (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source.

VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.



#### FIGURE 27-23: A/D CONVERSION TIMING

### 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX	
Number of Leads	Ν		80		
Lead Pitch	е		0.50 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ø	0° 3.5° 7°			
Overall Width	Е		14.00 BSC		
Overall Length	D		14.00 BSC		
Molded Package Width	E1	12.00 BSC			
Molded Package Length	D1	12.00 BSC			
Lead Thickness	С	0.09 – 0.20			
Lead Width	b	0.17 0.22 0.27			
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B