



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86j10-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Program Memory						MSSP			F	ors		sus
Device	Flash (bytes)	# Single-Word Instructions	SRAM Data Memory (bytes)	I/O	10-Bit A/D (ch)	CCP/ ECCP (PWM)		SPI	Master I ² C™	EUSAR	Comparat	Timers 8/16-Bi	External E
PIC18F65J10	32K	16384	2048	50	11	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F65J15	48K	24576	2048	50	11	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F66J10	64K	32768	2048	50	11	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F66J15	96K	49152	3936	50	11	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F67J10	128K	65536	3936	50	11	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F85J10	32K	16384	2048	66	15	2/3	2	Y	Y	2	2	2/3	Y
PIC18F85J15	48K	24576	2048	66	15	2/3	2	Y	Y	2	2	2/3	Y
PIC18F86J10	64K	32768	2048	66	15	2/3	2	Y	Y	2	2	2/3	Y
PIC18F86J15	96K	49152	3936	66	15	2/3	2	Y	Y	2	2	2/3	Y
PIC18F87J10	128K	65536	3936	66	15	2/3	2	Y	Y	2	2	2/3	Y

Pin Diagrams



NOTES:

3.7 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see **Section 24.2 "Watchdog Timer (WDT)"** through **Section 24.5 "Fail-Safe Clock Monitor**" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up).

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 27.2 "DC Characteristics: Power-Down and Supply Current".

3.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 5.5 "Power-up Timer (PWRT)**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 27-12). It is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval, TCSD (parameter 38, Table 27-12), following POR, while the controller becomes ready to execute instructions.

 TABLE 3-3:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Oscillator Mode	OSC1 Pin	OSC2 Pin
EC, ECPLL	Floating, pulled by external clock	At logic low (clock/4 output)
HS, HSPLL	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 5-2 in Section 5.0 "Reset" for time-outs due to Sleep and MCLR Reset.

5.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 5-1. These bits are used in software to determine the nature of the Reset.

Table 5-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 5-1:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
	RCON REGISTER

Condition	Program		RC	STKPTR Register				
Condition	Counter ⁽¹⁾	RI	ТО	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	0	0	0	0
RESET Instruction	0000h	0	u	u	u	u	u	u
Brown-out	0000h	1	1	1	u	0	u	u
MCLR during power-managed Run modes	0000h	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	u	1	0	u	u	u	u
WDT time-out during full-power or power-managed Run modes	0000h	u	0	u	u	u	u	u
MCLR during full-power execution	0000h	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0008h or 0018h).

6.1.6.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 6-2) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits**" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an								
	underflow has the effect of vectoring the								
	program to the Reset vector, where the								
	stack conditions can be verified and								
	appropriate actions can be taken. This is								
	not the same as a Reset, as the contents								
	of the SFRs are not affected.								

6.1.6.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0
bit 7							bit 0

REGISTER 6-2: STKPTR: STACK POINTER REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	1 = Stack became full or overflowed
	0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	1 = Stack underflow occurred
	0 = Stack underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	SP<4:0>: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

TABLE 0-	4. NEV	JIJIEK F	ILE SUM		CIOFOIJ)			
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	-	— — Top-of-Stack Upper Byte (TOS<20:16>)							0 0000	53, 63
TOSH	Top-of-Stack	High Byte (TC	S<15:8>)	•					0000 0000	53, 63
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	53, 63
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	53, 64
PCLATU	_	_	bit 21 ⁽¹⁾	Holding Regi	ister for PC<20	0:16>			0 0000	53, 63
PCLATH	Holding Regi	ister for PC<15	5:8>						0000 0000	53, 63
PCL	PC Low Byte	e (PC<7:0>)							0000 0000	53, 63
TBLPTRU	—	—	bit 21	Program Mer	mory Table Po	inter Upper By	te (TBLPTR<	20:16>)	00 0000	53, 93
TBLPTRH	Program Me	mory Table Po	inter High Byte	e (TBLPTR<15	5:8>)				0000 0000	53, 93
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								0000 0000	53, 93
TABLAT	Program Memory Table Latch								0000 0000	53, 93
PRODH	Product Register High Byte								XXXX XXXX	53, 107
PRODL	Product Reg	ister Low Byte							XXXX XXXX	53, 107
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	53, 111
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	53, 112
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	53, 113
INDF0	Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register)							N/A	53, 79	
POSTINC0	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)						N/A	53, 80		
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)						N/A	53, 80		
PREINC0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)						register)	N/A	53, 80	
PLUSW0	Uses content value of FSR	ts of FSR0 to a 0 offset by W	address data n	nemory – valu	e of FSR0 pre	-incremented	not a physical	register) –	N/A	53, 80
FSR0H	_	_	_	—	Indirect Data	Memory Addr	ess Pointer 0	High Byte	xxxx	53, 79
FSR0L	Indirect Data	Memory Addr	ess Pointer 0	Low Byte					XXXX XXXX	53, 79
WREG	Working Reg	jister							XXXX XXXX	53
INDF1	Uses conten	ts of FSR1 to a	address data n	nemory – valu	e of FSR1 not	changed (not	a physical reg	ister)	N/A	53, 79
POSTINC1	Uses conten	ts of FSR1 to a	address data n	nemory – valu	e of FSR1 pos	st-incremented	(not a physica	al register)	N/A	53, 80
POSTDEC1	Uses conten	ts of FSR1 to a	address data n	nemory – valu	e of FSR1 pos	st-decremented	d (not a physic	al register)	N/A	53, 80
PREINC1	Uses conten	ts of FSR1 to a	address data n	nemory – valu	e of FSR1 pre	-incremented	not a physical	register)	N/A	53, 80
PLUSW1	Uses content value of FSR	ts of FSR1 to a 1 offset by W	address data n	nemory – valu	e of FSR1 pre	-incremented	not a physical	register) –	N/A	53, 80
FSR1H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 1	High Byte	XXXX	53, 79
FSR1L	Indirect Data	Memory Addr	ess Pointer 1	Low Byte					XXXX XXXX	53, 79
BSR		—		—	Bank Select	Register			0000	53, 68
INDF2	Uses content	ts of FSR2 to a	address data n	nemory – valu	e of FSR2 not	changed (not	a physical reg	ister)	N/A	54, 79
POSTINC2	Uses conten	ts of FSR2 to a	address data n	nemory – valu	e of FSR2 pos	st-incremented	(not a physica	al register)	N/A	54, 80
POSTDEC2	Uses conten	ts of FSR2 to a	address data n	nemory – valu	e of FSR2 pos	st-decremented	d (not a physic	al register)	N/A	54, 80
PREINC2	Uses conten	ts of FSR2 to a	address data n	nemory – valu	e of FSR2 pre	-incremented	not a physical	register)	N/A	54, 80
PLUSW2	Uses content value of FSR	ts of FSR2 to a 2 offset by W	address data n	nemory – valu	e of FSR2 pre	-incremented	not a physical	register) –	N/A	54, 80
FSR2H	_	_	_	—	Indirect Data	Memory Addr	ess Pointer 2	High Byte	xxxx	54, 79
FSR2L	Indirect Data	Memory Addr	ess Pointer 2	Low Byte					XXXX XXXX	54, 79
STATUS	_	_	_	Ν	OV	Z	DC	С	x xxxx	54, 78

 $\label{eq:legend: second sec$

Note 1: Bit 21 of the PC is only available in Serial Programming modes.

2: These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.

3: This register and its bits are not implemented in 64-pin devices. In 80-pin devices, the bits are unwritable and read as '0' in Microcontroller mode.

4: The PLLEN bit is available only when either ECPLL or HSPLL Oscillator modes are selected; otherwise, the bit is read as '0'.

5: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit
	1 = Enables the PSP read/write interrupt0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt0 = Disables the A/D interrupt
bit 5	RC1IE: EUSART1 Receive Interrupt Enable bit
	1 = Enables the EUSART1 receive interrupt0 = Disables the EUSART1 receive interrupt
bit 4	TX1IE: EUSART1 Transmit Interrupt Enable bit
	1 = Enables the EUSART1 transmit interrupt0 = Disables the EUSART1 transmit interrupt
bit 3	SSP1IE: Master Synchronous Serial Port 1 Interrupt Enable bit
	1 = Enables the MSSP1 interrupt0 = Disables the MSSP1 interrupt
bit 2	CCP1IE: ECCP1 Interrupt Enable bit
	1 = Enables the ECCP1 interrupt0 = Disables the ECCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
OSCFIE	CMIE	_	_	BCL1IE	_	TMR3IE	CCP2IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	Iown
bit 7	OSCFIE: Osc	illator Fail Inte	rupt Enable b	it			
	1 = Enabled						
	0 = Disabled						
bit 6	CMIE: Compa	arator Interrupt	Enable bit				
	1 = Enabled						
	0 = Disabled						
bit 5-4	Unimplemen	ted: Read as '	0'				
bit 3	BCL1IE: Bus	Collision Interr	upt Enable bit	t (MSSP1 mod	lule)		
	1 = Enabled						
	0 = Disabled						
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	TMR3IE: TM	R3 Overflow Int	errupt Enable	bit			
	1 = Enabled						
	0 = Disabled						
bit 0	CCP2IE: ECO	CP2 Interrupt E	nable bit				
	1 = Enabled						
	0 = Disabled						

REGISTER 10-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

16.2 Timer4 Interrupt

The Timer4 module has an 8-Bit Period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

FIGURE 16-1: TIMER4 BLOCK DIAGRAM

4 1:1 to 1:16 T4OUTPS<3:0> Set TMR4IF Postscaler 2 TMR4 Output T4CKPS<1:0> (to PWM) TMR4/PR4 Reset Match 1:1, 1:4, 1:16 Fosc/4 Comparator PR4 TMR4 Prescaler ₽£® ₽¥ 8 Internal Data Bus

16.3

Timer2 output.

Output of TMR4

The output of TMR4 (before the postscaler) is used

only as a PWM time base for the CCP modules. It is not

used as a baud rate clock for the MSSP as is the

TABLE 16-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

Name	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	55
PIR3	SSP2IF BCL2IF RC2IF TX2IF TMR4IF CCP5IF CCP4IF CCP3IF								55
PIE3	SSP2IE BCL2IE RC2IE TX2IE TMR4IE CCP5IE CCP4IE CCP3IE								55
TMR4	Timer4 Register								57
T4CON	—	— T40UTPS3 T40UTPS2 T40UTPS1 T40UTPS0 TMR40N T4CKPS1 T4CKPS0							57
PR4	Timer4 Per	iod Register							57

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.









18.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCPx module for PWM operation:

- 1. Configure the PWM pins, PxA and PxB (and PxC and PxD, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 (PR4) register.
- Configure the ECCPx module for the desired PWM mode and configuration by loading the CCPxCON register with the appropriate values:
 - Select one of the available output configurations and direction with the PxM<1:0> bits.
 - Select the polarities of the PWM output signals with the CCPxM<3:0> bits.
- 4. Set the PWM duty cycle by loading the CCPRxL register and the CCPxCON<5:4> bits.
- 5. For auto-shutdown:
 - Disable auto-shutdown; ECCP1ASE = 0.
 - · Configure auto-shutdown source.
 - · Wait for Run condition.
- 6. For Half-Bridge Output mode, set the dead-band delay by loading ECCPxDEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCPxAS register:
 - Select the auto-shutdown sources using the ECCPxAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using the PSSxAC<1:0> and PSSxBD<1:0> bits.
 - Set the ECCPxASE bit (ECCPxAS<7>).

- 8. If auto-restart operation is required, set the PxRSEN bit (ECCPxDEL<7>).
- 9. Configure and start TMRx (TMR2 or TMR4):
 - Clear the TMRx interrupt flag bit by clearing the TMRxIF bit (PIR1<1> for Timer2 or PIR3<3> for Timer4).
 - Set the TMRx prescale value by loading the TxCKPS bits (TxCON<1:0>).
 - Enable Timer2 (or Timer4) by setting the TMRxON bit (TxCON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRx overflows (TMRxIF bit is set).
 - Enable the ECCPx/PxA, PxB, PxC and/or PxD pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPxASE bit (ECCPxAS<7>).

18.4.10 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

19.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit mode and up to 63 addresses in 10-bit mode (see Example 19-2).

The I^2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the I^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPxBUF.

```
· 7-Bit Addressing mode
```

Address Mask bits, ADMSK<5:1>, mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are active (ADMSK<x> = 1), the corresponding address bit is ignored (ADD<x> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

EXAMPLE 19-2: ADDRESS MASKING

7-Bit Addressing:

SSPxADD<7:1> = 1010 0000

```
ADMSK<5:1> = 00 111
```

Addresses Acknowledged = 0xA0, 0xA2, 0xA4, 0xA6 0xA8, 0xAA, 0xAC, 0xAE

10-Bit Addressing:

SSPxADD<7:0> = 1010 0000 (The two MSbs are ignored in this example since they are not affected.) ADMSK<5:1> = 00 111 Addresses Acknowledged = 0xA0, 0xA1, 0xA2, 0xA3 0xA4, 0xA5, 0xA6, 0xA7 0xA8, 0xA9, 0xAA 0xAB 0xAC, 0xAD, 0xAE, 0xAF

The upper two bits are not affected by the address masking.

• 10-Bit Addressing mode

Address Mask bits, ADMSK<5:2>, mask the corresponding address bits in the SSPxADD register. In addition, ADMSK<1> simultaneously masks the two LSBs of the address, ADD<1:0>. For any ADMSK bits that are active (ADMSK<x> = 1), the corresponding address bit is ignored (ADD<x> = x). Also note, that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPxADD register bits; the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK<1> masks the two Least Significant bits of the address.

 The two Most Significant bits of the address are not affected by address masking.











FIGURE 20-2: BRG OVERFLOW SEQUENCE



		_		_			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	ADFM: A/D R	esult Format S	Select bit				
	1 = Right justi	ified					
	0 = Left justifi	ed					
bit 6	Unimplemen	ted: Read as '	0'				
bit 5-3	ACQT<2:0>:	A/D Acquisition	n Time Select	bits			
	111 = 20 T AD						
	110 = 16 IAD						
	101 - 12 IAD 100 = 8 TAD						
	011 = 6 TAD						
	010 = 4 TAD						
	001 = 2 TAD	`					
	000 = 0 TAD ⁽¹⁾)					
bit 2-0	ADCS<2:0>:	A/D Conversio	n Clock Selec	ct bits			
	111 = FRC (cl	ock derived fro	m A/D RC os	cillator) ⁽¹⁾			
	110 = Fosc/6	64					
	101 = FOSC/1	0					
	011 = FRC (cl)	ock derived fro	m A/D RC os	cillator) ⁽¹⁾			
	010 = Fosc/3	2		,			
	001 = Fosc/8	1					
	000 = Fosc/2	2					

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

REGISTER 21-3: ADCON2: A/D CONTROL REGISTER 2

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 21.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit

- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



FIGURE 21-2: ANALOG INPUT MODEL





23.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

23.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

23.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>), and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

23.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.

BTG	Bit Toggle f			BOV		Branch if C	verflow		
Syntax:	BTG f, b {,a}		Synta	Syntax: BOV n					
Operands:	$0 \leq f \leq 255$		Oper	ands:	-128 ≤ n ≤ 1	27			
	0 ≤ b < 7 a ∈ [0,1]			Oper	ation:	if Overflow (PC) + 2 + 2	bit is '1', 2n \rightarrow PC		
Operation:	$(\overline{f}) \to f$		Statu	s Affected:	None				
Status Affected:	None			Enco	ding:	1110	0100 nn:	nn nnnn	
Encoding:	0111 bbb	ba ff	ff ffff	Desc	ription:	If the Overfl	ow bit is '1', tl	hen the	
Description:	Bit 'b' in data me inverted.	emory loc	ation 'f' is			program wil	I branch.	h an (0n) in	
	If 'a' is '0', the Ao If 'a' is '1', the Bs GPR bank.	ccess Ba SR is use	nk is selected. d to select the			added to the incremented instruction,	PC. Since the d to fetch the the new addre	e PC will have next ess will be	
	If 'a' is '0' and th	If 'a' is '0' and the extended instruction				PC + 2 + 2n. This instruction is then a			
set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See		Word	s:	1					
		Cycle	s:	1(2)					
	Section 25.2.3 ' Bit-Oriented Ins	"Byte-Or struction	iented and is in Indexed	Q C If Ju	ycle Activity:				
Words [.]	1		uctano.		, Q1	Q2	Q3	Q4	
Cycles:	1				Decode	Read literal	Process	Write to PC	
O Cycle Activity:					Nie	'n'	Data	Na	
Q Oycie Activity.	Q2	Q3	Q4		operation	operation	operation	operation	
Decode	Read Pr	ocess	Write	lf No	Jump:				
	register 'f'	Data	register 'f'		Q1	Q2	Q3	Q4	
Example:	BTG PORTC	2, 4, ()		Decode	Read literal 'n'	Process Data	No operation	
Before Instruc	tion:							<u> </u>	
PORTC	= 0111 0101	[75h]		Exam	<u>iple:</u>	HERE	BOV Jump		
After Instruction	on:	10511			Before Instruc	tion			
PORTC	= 0110 0101	[65h]			PC	= ade	dress (HERE)	
					After Instruction	on – 1:			
					IT Overfic PC	ow = 1; = ade	dress (Jump)	
					If Overflo PC	w = 0; = add	dress (HERE	+ 2)	

Syntax:RRNCF $f\{,d\{,a\}\}$ Operands: $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ $a \in [0, 1]$ Operation: $(f>) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>Status Affected:N, ZEncoding:010000daffffDescription:The contents of register 'f' are rotatedone bit to the right. If 'd' is '0', the result isplaced back in register 'f'.If 'a' is '0', the Access Bank will beselected, overriding the BSR value. If 'a' is '1', then the bank will be selected asper the BSR value.If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever f \le 95 (5Fh). SeeSection 25.2.3 "Byte-Oriented andBit-Oriented Instructions in IndexedLiteral Offset Mode" for details.Words:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeReadregister 'f'DatadestinationExample 1:RRNCFREG= 11010111$	Synta	CF	Rotate Ri	ght f (No	Carry)			
Operands: $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ $a \in [0, 1]$ Operation: $(f < n >) \rightarrow dest < n - 1 >$, $(f < 0 >) \rightarrow dest < 7 >$ Status Affected:N, ZEncoding: 0100 $00da$ ffffDescription:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.23 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Vords:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DatadestinationExample 1:RRNCFREG= 1101 0111	Onar	ax:	RRNCF	f {,d {,a}}					
Operation: $(f < n >) \rightarrow dest < n - 1 >$, $(f < 0 >) \rightarrow dest < 7 >$ Status Affected:N, ZEncoding: 0100 $00da$ $ffff$ Description:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DatadestinationExample 1:RRNCFREG=10100111	Oper	ands:	0 ≤ f ≤ 259 d ∈ [0,1] a ∈ [0,1]	5					
Status Affected:N, ZEncoding:010000daffffffffDescription:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'.If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates 	Oper	ation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$	$(f) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>$					
Encoding: 0100 00da ffff ffff Description: The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. ✓ register f Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	Statu	s Affected:	N, Z						
Description:The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed back in register 'f'.If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates 	Enco	ding:	0100	00da	fff	ff ffff			
If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Vords:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeReadProcessWrite to destinationExample 1:RRNCFREG=1010111	Desc	ription:	The conte one bit to is placed placed ba	ents of regite the right. I in W. If 'd' ck in regis	ister 'f If 'd' is is '1', ster 'f'.	' are rotated '0', the result the result is			
If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Vords:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to destinationExample 1:RRNCFREG=1010111			If 'a' is '0', selected, is '1', ther per the BS	, the Acces overriding n the bank SR value.	ss Bar the B will be	nk will be SR value. If 'a' e selected as			
register f Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111			If 'a' is '0' set is ena in Indexed mode whe Section 2 Bit-Orien Literal Of	and the e bled, this i d Literal O enever f ≤ 25.2.3 "By ted Instru ffset Mode	xtende instruc ffset A 95 (5F te-Ori te-Ori iction	ed instruction ction operates ddressing Fh). See ented and s in Indexed details.			
Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111			Г	► re	egister	f			
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	Word	ls.	1						
Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	Cvcle	es:	1						
Q1 Q2 Q3 Q4 Decode Read register 'f' Process Data Write to destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	- ,								
Decode Read register 'f' Process Data Write to destination Example 1: RRNCF REG, 1, 0 Before Instruction REG 1101 0111	QC								
Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	QC	Q1	Q2	Q3	3	Q4			
Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111	QC	Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	} ess a	Q4 Write to destination			
Before Instruction REG = 1101 0111	QC	Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	} ess a	Q4 Write to destination			
	Q C <u>Exan</u>	Q1 Decode	Q2 Read register 'f'	Q3 Proce Data REG, 1,	3 ess a . 0	Q4 Write to destination			
After Instruction REG = 1110 1011	Q C <u>Exan</u>	Q1 Decode nple 1: Before Instruc REG	Q2 Read register 'f' RRNCF tion = 1101	Q3 Proce Data REG, 1, 0111	3 ess a . 0	Q4 Write to destination			
Example 2: RRNCF REG, 0, 0	Q C	Q1 Decode nple 1: Before Instruc REG After Instructio REG	Q2 Read register 'f' RRNCF tion = 1101 n = 1110	Q3 Proce Data REG, 1, 0111 1011	3 ess a , 0	Q4 Write to destination			
Before Instruction	Q C Exan	Q1 Decode nple 1: Before Instruc REG After Instructio REG	Q2 Read register 'f' RRNCF tion = 1101 m = 1110 RRNCF	Q3 Proce Data REG, 1, 0111 1011 REG, 0,	3 ess a . 0	Q4 Write to destination			
W = ? REG = 1101 0111	Q C Exan	Q1 Decode Decode Efore Instruc REG After Instructio REG nple 2: Before Instruc	Q2 Read register 'f' RRNCF tion = 1101 m RRNCF tion	Q3 Proce Data REG, 1, 0111 1011 REG, 0,	3 ess a 0	Q4 Write to destination			
After Instruction W = 1110 1011 PFC = 1100 0011	Q C Exan Exan	Q1 Decode Decode Efore Instruc REG After Instructio REG Before Instruc W REG	Q2 Read register 'f' RRNCF tion = 1101 m RRNCF tion = ? = 1101	Q3 Proce Data REG, 1, 0111 1011 REG, 0, 0111	3 ess a . 0	Q4 Write to destination			

SETF		Set f			
Synta	x:	SETF f{	a}		
Opera	ands:	$0 \le f \le 255$			
		a ∈[0,1]			
Opera	ation:	$FFh\tof$			
Status	Affected:	None			
Enco	ding:	0110	100a	ffff	ffff
Descr	iption:	The conter are set to I	nts of the Fh.	specified	l register
		lf 'a' is '0', lf 'a' is '1', GPR bank	the Acces the BSR i	ss Bank i s used to	s selected. o select the
		If 'a' is '0' a set is enab in Indexed mode whe Section 29 Bit-Orient Literal Off	and the ex led, this i Literal O never f ≤ 5.2.3 "By ed Instru set Mode	ktended i nstructio ffset Add 95 (5Fh) te-Orien ctions in 9" for del	nstruction n operates ressing . See ted and n Indexed ails.
Words	S:	1			
Cycle	s:	1			
Q Cy	cle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read	Proce	SS	Write
		register 'f'	Data	a r	egister 'f'
Exam	<u>ple:</u>	SETF	RE	G , 1	
E	Before Instruct REG	tion = 5/	۸h		
ļ	Atter Instructio REG	in = Fl	-h		

NOTES: