



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	SH-2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	EBI/EMI, FIFO, I ² C, SCI, SSU
Peripherals	DMA, POR, PWM, WDT
Number of I/O	65
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df70834ad80ftv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Items	Specification							
Multi-function timer pulse unit 2 (MTU2)	 Maximum 16 lines (maximum 13 lines in SH7083) of pulse input/output and three lines of pulse input based on six channels of 16-bit timers 21 output compare and input capture registers A total of 21 independent comparators 							
	Selection of eight counter input clocks							
	Input capture function							
	 Pulse output modes Toggle, PWM, complementary PWM, and reset-synchronized PWM modes 							
	Synchronization of multiple counters							
	Complementary PWM output mode							
	 — Six-phase (four-phase in SH7083) non-overlapping waveforms output for inverter control 							
	 Automatic dead time setting 							
	 — 0% to 100% PWM duty cycle specifiable 							
	— Output suppression							
	 A/D conversion delaying function 							
	— Dead time compensation							
	 Interrupt skipping at crest or trough 							
	Reset-synchronized PWM mode							
	Three-phase PWM waveforms in positive and negative phases can be output with a required duty cycle							
	Phase counting mode							
	Two-phase encoder pulse counting available							
Multi-function timer	 Subset of MTU2, including channels 3 to 5 							
pulse unit 2S (MTU2S)	Operating at 80 MHz max.							
Port output enable (POE)	High-impedance control of waveform output pins in MTU2 and MTU2S							
Compare match timer	16-bit counters							
(CMT)	Compare match interrupts can be generated							
	Two channels							
Serial communication	Clock synchronous or asynchronous mode							
interface (SCI)	Three channels							

4.6.2 External Clock Input Method

Figure 4.4 shows an example of an external clock input connection. In this case, make the external clock high level to stop it when in software standby mode. During operation, make the external input clock frequency 5 to 12.5 MHz.

When leaving the XTAL pin open, make sure the parasitic capacitance is less than 10 pF.

Even when inputting an external clock, be sure to wait at least the oscillation stabilization time in power-on sequence or in releasing software standby mode, in order to ensure the PLL stabilization time.




Figure 4.4 Example of External Clock Connection



Section 5 Exception Handling

5.1 Overview

5.1.1 Types of Exception Handling and Priority

Exception handling is started by four sources: resets, address errors, interrupts and instructions and have the priority, as shown in table 5.1. When several exceptions are detected at once, they are processed according to the priority.

Exception	Exception Source	Priority						
Reset	Power-on reset	High						
	Manual reset	_ ↑						
Interrupt	User break (break before instruction execution)							
Address error	CPU address error (instruction fetch)							
Instruction	General illegal instructions (undefined code)							
	Illegal slot instruction (undefined code placed immediately after a delayed branch instruction* ¹ or instruction that changes the PC value* ²)	-						
	Trap instruction (TRAPA instruction)	-						
Address error	CPU address error (data access)	-						
Interrupt	User break (break after instruction execution or operand break)	-						
Address error	DMAC/DTC address error (data access)	-						
Interrupt	NMI	-						
	IRQ	- ↓						
	On-chip peripheral modules	Low						

 Table 5.1
 Types of Exceptions and Priority

Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, and BRAF.

2. Instructions that change the PC value: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, LDC Rm,SR, LDC.L @Rm+,SR.

<Channel B>

Address:	H'0003722E, Address mask: H'00000000				
Data:	H'0000000, Data mask: H'00000000				
Bus cycle:	L bus/instruction fetch (before instruction execution)/read/word				
After an instruction with address H'00037226 is executed, a user break occurs before an					
instruction with address H'0003722E is executed.					

(Example 1-3)

• Register specifications

```
BARA = H'00027128, BAMRA = H'00000000, BBRA = H'005A, BDRA = H'00000000,
BDMRA = H'00000000, BARB = H'00031415, BAMRB = H'00000000, BBRB = H'0054,
BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000000
```

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00027128, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/write/word

<Channel B>

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand size is not included in the condition)

On channel A, no user break occurs since instruction fetch is not a write cycle. On channel B, no user break occurs since instruction fetch is performed for an even address.

(Example 1-4)

Register specifications

BARA = H'00037226, BAMRA = H'0000000, BBRA = H'005A, BDRA = H'0000000, BDMRA = H'0000000, BARB = H'0003722E, BAMRB = H'0000000, BBRB = H'0056, BDRB = H'0000000, BDMRB = H'0000000, BRCR = H'0000008 Specified conditions: Channel A/channel B sequential mode <Channel A> Address: H'00037226, Address mask: H'0000000 Data: H'0000000, Data mask: H'0000000 Bus cycle: L bus/instruction fetch (before instruction execution)/write/word

Bit	Bit Name	Initial Value	R/W	Description
2, 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified.
0	ERR	0	R/(W)*	Transfer Stop Flag
				Indicates that the DTC address error or NMI interrupt request has occurred. If a DTC address error or NMI interrupt occurs while the DTC is active, address error handling or NMI interrupt handling processing is executed after the DTC has released the bus mastership. The DTC stops in the transfer information writing state after transferring data.
				0: No interrupt occurs
				1: An interrupt occurs
				[Clearing condition]
				When writing 0 after reading 1
Note:	* Writing 0	to this bit a	after read	ing it as 1 clears the flag and is the only allowed way.



10.5.11 Number of Cycles per Access to On-Chip RAM by DMAC

The number of cycles required for read/write access to on-chip RAM from the DMAC is as shown in table 10.9, which differs depending on the frequency ratio of I ϕ (internal clock) to B ϕ (external bus clock).

Setting of Io:Bo	Read	Write	
1:1	$3 \times Bcyc$	3 × Bcyc	
1:1/2	$2 \times Bcyc$	1 × Bcyc	
1:1/3	$2 \times Bcyc$	1 × Bcyc	
1:1/4 or less	1 × Bcyc	1 × Bcyc	

Table 10.9	Number of Cycles per A	Access to On-Chip RAM by DMAC
14010 1002	rumber of ejetes per i	leeess to on emp tunit sy binne

Notes: 1. Bcyc is the external bus clock cycle.

10.5.12 Note on DMAC Transfer in Burst Mode when Activation Source Is MTU2

The corresponding bit among DMMTU4 to DMMTU0 in the bus function extending register (BSCEHR) must be set when performing DMA transfer in burst mode with the MTU2 specified as the activation source. For details, see section 9.4.8, Bus Function Extending Register (BSCEHR).

10.5.13 Bus Function Extending Register (BSCEHR)

With the bus function extending register (BSCEHR), it is possible to set the function to perform transfer by the DMAC preferentially. For details, see section 9.4.8, Bus Function Extending Register (BSCEHR).

11.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting.
- In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1.
- In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting).

Note: Channel number is substituted for * indicated in this article.



Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 1: Figure 11.154 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 11.154 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

1 to 9 are the same as in figure 11.153.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.



Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Phase Counting Mode: Figure 11.156 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.




Figure 11.156 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

1 to 9 are the same as in figure 11.153.

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

13.3.2 Output Level Control/Status Register 1 (OCSR1)

OCSR1 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSF1	-	-	-	-	-	OCE1	OIE1	-	-	-	-	-	-	-	-
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:R/(W)*	¹ R	R	R	R	R	R/W*2	R/W	R	R	R	R	R	R	R	R

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. Can be modified only once after a power-on reset.

Bit	Bit Name	Initial value	R/W	Description
15	OSF1	0	R/(W)*1	Output Short Flag 1
				This flag indicates that any one of the three pairs of MTU2 2-phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				 By writing 0 to OSF1 after reading OSF1 = 1 [Setting condition]
				• When any one of the three pairs of 2-phase outputs has simultaneously become an active level
14 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	OCE1	0	R/W* ²	Output Short High-Impedance Enable 1
				This bit specifies whether to place the pins in high- impedance state when the OSF1 bit in OCSR1 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state
8	OIE1	0	R/W	Output Short Interrupt Enable 1
				This bit enables or disables interrupt requests when the OSF1 bit in OCSR is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled

16.2 Input/Output Pins

The SCIF has the serial pins summarized in table 16.1.

Table 16.1 Pin Configuration

Channel	Pin Name	Abbreviation	I/O	Function
3	Serial clock pin	SCK3	I/O	Clock I/O
	Receive data pin	RXD3	Input	Receive data input
	Transmit data pin	TXD3	Output	Transmit data output
	Request to send pin	RTS3	Output	Request to send
	Clear to send pin	CTS3	Input	Clear to send

Note: In the following descriptions in this section, the channel number in the abbreviated pin names is omitted as in SCK, RXD, TXD, RTS, and CTS.



5

17.3.1 SS Control Register H (SSCRH)

SSCRH specifies master/slave device selection, bidirectional mode enable, SSO pin output value selection, SSCK pin selection, and \overline{SCS} pin selection.

		Bit	: 7	6	5	4	3	2	1	0	_
			MSS	BIDE	-	SOL	SOLP	-	CSS	[1:0]	
		Initial value		0	0	0	1	1	0	1	-
		R/W	: R/W	R/W	R	R/W	R/W	R	R/W	R/W	
		Initial									
Bit	Bit Name	Value	R/W		Desc	riptio	n				
7	MSS	0	R/W	1	Mast	er/Sla	ve Dev	vice S	Select		
					slave clock	e mode is are	e. Whe output	en ma from	ster m the S	iode i SCK p	n master mode or s selected, transfer oin. When the CE bit cally cleared.
					0: Sla	ave m	ode is	selec	ted.		
					1: Ma	aster r	node i	s sele	ected.		
6	BIDE	0	R/W		Bidire	ection	al Mod	e En	able		
					used and r bidire 17.4.	or on ecept ectiona 3, Rel	e of th ion are al mod	em is e not e is s hip be	used. perforr electe	Howe ned s d. For	pin and output pin are ever, transmission imultaneously when r details, section a Input/Output Pins
						andaro Itput)	d mode	e (two	o pins	are us	sed for data input and
						directi itput)	onal m	ode (one p	in is u	sed for data input and

			output)
—	0	R	Reserved
			This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1	RDRF	0	R/W	Receive Data Register Full
				Indicates whether or not SSRDR contains receive data.
				[Setting condition]
				 When receive data is transferred from SSTRSR to SSRDR after successful serial data reception
				[Clearing conditions]
				 When writing 0 after reading RDRF = 1
				 When reading receive data from SSRDR with FCLRM = 1
				 When the DTC is activated by an SSRXI interrupt and receive data is read into SSRDR while the DISEL bit in MRB of the DTC is 0 (except when DTC transfer counter value is H'0000)*¹



Caution is required because writing data for transmission to ICDRT automatically clears TDRE and TEND and reading from ICDRR automatically clears RDRF. In particular, if TDRE is again set at the same time as data for transmission are written to ICDRT, an extra byte may be transmitted when TDRE is then cleared.

Table 18.4 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	l ^² C Bus Format	Clocked Synchronous Serial Format		Priority
NACK detection	IINAKI*	{(NACKF = 1) + (AL/OVE = 1)} •	\checkmark	_	_	High ▲
Arbitration lost/ overrun error	-	(NAKIE = 1)	V	1	_	_
Transmit end	IITEI	(TEND = 1) • (TEIE = 1)	\checkmark	\checkmark	_	-
Stop condition detection	IISTPI	(STOP = 1) • (STIE = 1)	\checkmark	_	_	_
Transmit data empty	IITXI	(TDRE = 1) • (TIE = 1)			\checkmark	-
Receive data full	IIRXI	(RDRF = 1) ● (RIE = 1)	\checkmark			Low

Note: * In the case of IINAKI, the IPR bit in the INTC, which determines the priority, is different. Depending on the setting of the IPR bit, the priority may be lower than that of IIRXI.

Bit	Bit Name	Initial Value	R/W	Description
10	PB2MD2	0	R/W	PB2 Mode
9	PB2MD1	0	R/W	Select the function of the PB2/IRQ0/POE0 pin.
8	PB2MD0	0	R/W	000: PB2 I/O (port)
				001: IRQ0 input (INTC)
				010: POE0 input (POE)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PB1MD2	0	R/W	PB1 Mode
5	PB1MD1	0	R/W	Select the function of the PB1/A17/TIC5W pin.
4	PB1MD0	0 * ¹	R/W	000: PB1 I/O (port)
				001: A17 output (BSC)* ²
				011: TIC5W input (MTU2)
				Other than above: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PB0MD2	0	R/W	PB0 Mode
1	PB0MD1	0	R/W	Select the function of the PB0/A16/TIC5WS pin.
0	PB0MD0	0 * ¹	R/W	000: PB0 I/O (port)
				001: A16 output (BSC)* ²
				011: TIC5WS input (MTU2S)
				Other than above: Setting prohibited

Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

2. This function is enabled only in the on-chip ROM enabled/disabled external-extension mode. Do not set 1 in single-chip mode.

SH7086:

Port E Control Register H2 (PECRH2) • Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PE21 PE21 MD0 PE20 PE20 MD0 ------------MD1 MD1 0 Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R R R R R R R R R R R/W R/W R R R/W R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 6	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	PE21MD1	0	R/W	PE21 Mode
4	PE21MD0	0	R/W	Select the function of the PE21/TIOC4DS pin.
				00: PE21 I/O (port)
				01: TIOC4DS I/O (MTU2S)
				Other than above: Setting prohibited
3, 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PE20MD1	0	R/W	PE20 Mode
0	PE20MD0	0	R/W	Select the function of the PE20/TIOC4CS pin.
				00: PE20 I/O (port)
				01: TIOC4CS I/O (MTU2S)
				Other than above: Setting prohibited
1		0	R/W	Other than above: Setting prohibited Reserved These bits are always read as 0. The write val should always be 0. PE20 Mode Select the function of the PE20/TIOC4CS pin. 00: PE20 I/O (port) 01: TIOC4CS I/O (MTU2S)

21.2 Usage Notes

- 1. In this LSI, the same function is available as a multiplexed function on multiple pins. This approach is intended to increase the number of selectable pin functions and to allow the easier design of boards. If two or more pins are specified for one function, however, there are two cautions shown below.
 - When the pin function is input

Signals input to several pins are formed as one signal through OR or AND logic and the signal is transmitted into the LSI. Therefore, a signal that differs from the input signals may be transmitted to the LSI depending on the input signals in other pins that have the same functions. Table 21.22 shows the transmit forms of input functions allocated to several pins. When using one of the functions shown below in multiple pins, use it with care of signal polarity considering the transmit forms.

Table 21.22 Transmit Forms of Input Functions Allocated to Multiple Pins

ОК Туре	AND Type
SCK0, SCK3, RXD0, RXD3, TIOC3AS to TIOC3DS, TIOC4AS to TIOC4DS, TIC5U, TIC5V, TIC5W, TIC5US, TIC5VS, TIC5WS	IRQ0 to IRQ7, DREQ0, DREQ1, BREQ, WAIT, ADTRG, POE4 to POE8

- OR type: Signals input to several pins are formed as one signal through OR logic and the signal is transmitted into the LSI.
- AND type: Signals input to several pins are formed as one signal through AND logic and the signal is transmitted into the LSI.
- When the pin function is output

Each selected pin can output the same function.

- 2. When the port input is switched from a low level to the DREQ or the IRQ edge for the pins that are multiplexed with input/output and DREQ or IRQ, the corresponding edge is detected.
- 3. Do not set functions other than those specified in tables 21.17 to 21.20. Otherwise, correct operation cannot be guaranteed.
- 4. PFC setting in single-chip mode (MCU operating mode 3)

In single-chip mode, do not set the PFC to select address bus, data bus, bus control, or the \overline{BREQ} , \overline{BACK} , CK, DACK, or TEND signals. If they are selected, address bus signals function as high- or low-level outputs, data bus signals function as high-impedance outputs, and the other output signals function as high-level outputs. As \overline{BREQ} and \overline{WAIT} function as inputs, do not leave them open. However, the bus-mastership-request inputs and external waits are disabled.

22.6 Port F

Port F in the SH7083, SH7084, and SH7085 is an input-only port with the 8 pins shown in figure 22.15.

	-	PF7 (input)/AN7 (input)
	◀	PF6 (input)/AN6 (input)
	-	PF5 (input)/AN5 (input)
Port F	-	PF4 (input)/AN4 (input)
	-	PF3 (input)/AN3 (input)
	◄	PF2 (input)/AN2 (input)
	-	PF1 (input)/AN1 (input)
	-	PF0 (input)/AN0 (input)

Figure 22.15 Port F (SH7083, SH7084, SH7085)

Port F in the SH7086 is an input-only port with the 16 pins shown in figure 22.16.

	◀ — •	PF15 (input)/AN15 (input)
		PF14 (input)/AN14 (input)
		PF13 (input)/AN13 (input)
		PF12 (input)/AN12 (input)
		PF11 (input)/AN11 (input)
		PF10 (input)/AN10 (input)
		PF9 (input)/AN9 (input)
Port F		PF8 (input)/AN8 (input)
		PF7 (input)/AN7 (input)
		PF6 (input)/AN6 (input)
		PF5 (input)/AN5 (input)
		PF4 (input)/AN4 (input)
		PF3 (input)/AN3 (input)
		PF2 (input)/AN2 (input)
		PF1 (input)/AN1 (input)
		PF0 (input)/AN0 (input)

Figure 22.16 Port F (SH7086)




Figure 28.11 Basic Bus Timing for Normal Space (No Wait)

Item	Page	Revision (See Manual for Details)
11.4.13 TCNTU_5/TCNTV_5/TC NTW_5 Capture at Crest and/or Trough in Complementary PWM Operation Figure 11.92 TCNTU_5/TCNTV_5/TC NTW_5 Capturing at Crest and/or Trough in Complementary PWM Operation	616	Figure and title amended
11.6.2 Interrupt Signal Timing Figure 11.110 TGI Interrupt Timing (Compare Match) (Channel 5)	629	Figure amended Compare match signal TGF flag TGI interrupt Note: The compare match is generated even though TCNT is stopped.
11.7.24 Notes on Using the A/D Converter Start Request Delaying Function in Complementary PWM Mode	651	Section added

