



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Obsolete
PowerPC 603e
1 Core, 32-Bit
266MHz
-
SDRAM
No
-
-
-
-
3.3V
0°C ~ 105°C (TA)
-
352-LBGA
352-TBGA (35x35)
https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8245lzu266d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The peripheral logic integrates a PCI bridge, dual universal asynchronous receiver/transmitter (DUART), memory controller, DMA controller, PIC interrupt controller, a message unit (and  $I_2O$  interface), and an  $I^2C$  controller. The processor core is a full-featured, high-performance processor with floating-point support, memory management, a 16-Kbyte instruction cache, a 16-Kbyte data cache, and power management features. The integration reduces the overall packaging requirements and the number of discrete devices required for an embedded system.

An internal peripheral logic bus interfaces the processor core to the peripheral logic. The core can operate at a variety of frequencies, allowing the designer to trade off performance for power consumption. The processor core is clocked from a separate PLL that is referenced to the peripheral logic PLL. This allows the microprocessor and the peripheral logic block to operate at different frequencies while maintaining a synchronous bus interface. The interface uses a 64- or 32-bit data bus (depending on memory data bus width) and a 32-bit address bus along with control signals that enable the interface between the processor and peripheral logic to be optimized for performance. PCI accesses to the MPC8245 memory space are passed to the processor bus for snooping when snoop mode is enabled.

The general-purpose processor core and peripheral logic serve a variety of embedded applications. The MPC8245 can be used as either a PCI host or PCI agent controller.

# 2 Features

Major features of the MPC8245 are as follows:

- Processor core
  - High-performance, superscalar processor core
  - Integer unit (IU), floating-point unit (FPU) (software enabled or disabled), load/store unit (LSU), system register unit (SRU), and branch processing unit (BPU)
  - 16-Kbyte instruction cache
  - 16-Kbyte data cache
  - Lockable L1 caches-Entire cache or on a per-way basis up to three of four ways
  - Dynamic power management: 60x nap, doze, and sleep modes
- Peripheral logic
  - Peripheral logic bus
    - Various operating frequencies and bus divider ratios
    - 32-bit address bus, 64-bit data bus
    - Full memory coherency
    - Decoupled address and data buses for pipelining of peripheral logic bus accesses
    - Store gathering on peripheral logic bus-to-PCI writes
  - Memory interface
    - Up to 2 Gbytes of SDRAM memory
    - High-bandwidth data bus (32- or 64-bit) to SDRAM
    - Programmable timing supporting SDRAM
    - One to eight banks of 16-, 64-, 128-, 256-, or 512-Mbit memory devices



**Electrical and Thermal Characteristics** 

### 4.1.1 Absolute Maximum Ratings

The tables in this section describe the MPC8245 DC electrical characteristics. Table 1 provides the absolute maximum ratings.

Characteristic <sup>1</sup>	Symbol	Range	Unit
Supply voltage—CPU core and peripheral logic	V <sub>DD</sub>	-0.3 to 2.25	V
Supply voltage—memory bus drivers	GV <sub>DD</sub>	-0.3 to 3.6	V
Supply voltage—PCI and standard I/O buffers	OV <sub>DD</sub>	-0.3 to 3.6	V
Supply voltage—PLLs	AV <sub>DD</sub> /AV <sub>DD</sub> 2	-0.3 to 2.25	V
Supply voltage—PCI reference	LV <sub>DD</sub>	-0.3 to 5.4	V
Input voltage <sup>2</sup>	V <sub>in</sub>	-0.3 to 3.6	V
Operational die-junction temperature range	Тj	0 to 105 <sup>3</sup>	°C
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

#### Table 1. Absolute Maximum Ratings

#### Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. PCI inputs with  $LV_{DD} = 5 V \pm 5\% V DC$  may be correspondingly stressed at voltages exceeding  $LV_{DD} + 0.5 V DC$ .
- 3. Note that this temperature range does not apply to the 400 MHz parts. For details, refer to the hardware specifications addendum MPC8245ECSO2AD.

### 4.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8245. Some voltage values do not apply to the 400-MHz parts. For details, refer to the hardware specifications addendum MPC8245ECSO2AD.

Characteristic	Symbol	Recommended Value	Unit	Notes
Supply voltage	V <sub>DD</sub>	1.8/1.9/2.0 V ± 100 mV	V	4, 7
		2.0/2.1 V ± 100 mV	V	5, 7
I/O buffer supply for PCI and standard	OV <sub>DD</sub>	3.3 ± 0.3	V	7
Supply voltages for memory bus drivers	GV <sub>DD</sub>	3.3 ± 5%	V	9
CPU PLL supply voltage	AV <sub>DD</sub>	1.8/1.9/2.0 V ±	V	4, 7, 12
		2.0/2.1 V ±	V	5, 7, 12

Table 2. Recommended Operating Conditions<sup>1</sup>



### 4.4 Thermal Characteristics

Table 6 provides the package thermal characteristics for the MPC8245. For details, see Section 7.8, "Thermal Management."

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection (Single-layer board—1s)	$R_{ extsf{ heta}JA}$	16.1	°C/W	1, 2
Junction-to-ambient natural convection (Four-layer board—2s2p)	R <sub>θJMA</sub>	12.0	°C/W	1, 3
Junction-to-ambient (@200 ft/min) (Single-layer board—1s)	R <sub>θJMA</sub>	11.6	°C/W	1, 3
Junction-to-ambient (@200 ft/min) (Four layer board—2s2p)	R <sub>θJMA</sub>	9.0	°C/W	1, 3
Junction-to-board	$R_{ hetaJB}$	4.8	°C/W	4
Junction-to-case	R <sub>θJC</sub>	1.8	°C/W	5
Junction-to-package top (natural convection)	$\Psi_{JT}$	1.0	°C/W	6

#### **Table 6. Thermal Characteristics**

Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate used for case temperature.
- 6. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

### 4.5 AC Electrical Characteristics

After fabrication, functional parts are sorted by maximum processor core frequency as shown in Table 7 and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (PCI\_SYNC\_IN) clock frequency and the settings of the PLL\_CFG[0:4] signals. Parts are sold by maximum processor core frequency. See Section 9, "Ordering Information," for details on ordering parts.



#### **Electrical and Thermal Characteristics**

Register settings that define each DLL mode are shown in Table 9.

DLL Mode	Bit 2 of Configuration Register at 0x76	Bit 7 of Configuration Register at 0x72
Normal tap delay, No DLL extend	0	0
Normal tap delay, DLL extend	0	1
Max tap delay, No DLL extend	1	0
Max tap delay, DLL extend	1	1

Table 9. DLL Mode Definition

The DLL\_MAX\_DELAY bit can lengthen the amount of time through the delay line by increasing the time between each of the 128 tap points in the delay line. Although this increased time makes it easier to guarantee that the reference clock is within the DLL lock range, there may be slightly more jitter in the output clock of the DLL; that is, the phase comparator shifts the clock between adjacent tap points. Refer to the Freescale application note AN2164, *MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1*, for details on DLL modes and memory design.

The value of the current tap point after the DLL locks can be determined by reading bits 6–0 (DLL\_TAP\_COUNT) of the DLL tap count register (DTCR, located at offset 0xE3). These bits store the value (binary 0 through 127) of the current tap point and can indicate whether the DLL advances or decrements as it maintains the DLL lock. Therefore, for evaluation purposes, DTCR can be read for all DLL modes that support the  $T_{loop}$  value used for the trace length of SDRAM\_SYNC\_OUT to SDRAM\_SYNC\_IN. The DLL mode with the smallest tap point value in the DTCR should be used because the bigger the tap point value, the more jitter that can be expected for clock signals. Note that keeping a DLL mode that is locked below tap point decimal 12 is not recommended.

Table 11. Output	AC Timing	Specifications	(continued)
------------------	-----------	----------------	-------------

Num	Characteristic	Min	Max	Unit	Notes
14b	sys_logic_clk to output high impedance (for all others)		4.0	ns	2

Notes:

- 1. All PCI signals are measured from GV<sub>DD</sub>/2 of the rising edge of PCI\_SYNC\_IN to 0.285 × OV<sub>DD</sub> or 0.615 × OV<sub>DD</sub> of the signal in question for 3.3 V PCI signaling levels. See Figure 12.
- All memory and related interface output signal specifications are specified from the VM = 1.4 V of the rising edge of the memory bus clock, sys\_logic\_clk to the TTL level (0.8 or 2.0 V) of the signal in question. sys\_logic\_clk is the same as PCI\_SYNC\_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI\_SYNC\_IN). See Figure 11.
- 3. PCI bused signals are composed of the following signals: LOCK, IRDY, C/BE[3:0], PAR, TRDY, FRAME, STOP, DEVSEL, PERR, SERR, AD[31:0], REQ[4:0], GNT[4:0], IDSEL, and INTA.
- 4. To meet minimum output hold specifications relative to PCI\_SYNC\_IN for both 33- and 66-MHz PCI systems, the MPC8245 has a programmable output hold delay for PCI signals (the PCI\_SYNC\_IN to output valid timing is also affected). The initial value of the output hold delay is determined by the values on the MCP and CKE reset configuration signals; the values on these two signals are inverted and stored as the initial settings of PCI\_HOLD\_DEL = PMCR2[5, 4] (power management configuration register 2 <0x72>), respectively. Since MCP and CKE have internal pull-up resistors, the default value of PCI\_HOLD\_DEL after reset is 0b00. Further output hold delay values are available by programming the PCI\_HOLD\_DEL value of the PMCR2 configuration register. Figure 15 shows the PCI\_HOLD\_DEL effect on output valid and hold times.

Figure 14 provides the AC test load for the MPC8245.



Figure 14. AC Test Load for the MPC8245







Figure 15. PCI\_HOLD\_DEL Effect on Output Valid and Hold Times

## 4.6 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the MPC8245.

## 4.6.1 I<sup>2</sup>C DC Electrical Characteristics

Table 12 provides the DC electrical characteristics for the  $I^2C$  interfaces.

#### Table 12. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7  imes OV_{DD}$	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3  imes OV_{DD}$	V	
Low-level output voltage	V <sub>OL</sub>	0	$0.2 \times \text{OV}_{\text{DD}}$	V	1

#### MPC8245 Integrated Processor Hardware Specifications, Rev. 10

Freescale Semiconductor





Figure 18. PIC Serial Interrupt Mode Output Timing Diagram



Figure 19. PIC Serial Interrupt Mode Input Timing Diagram

### 4.8 IEEE 1149.1 (JTAG) AC Timing Specifications

Table 15 provides the JTAG AC timing specifications for the MPC8245 while in the JTAG operating mode at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ . Timings are independent of the system clock (PCI\_SYNC\_IN).

Num	Characteristic	Min	Мах	Unit	Notes
	TCK frequency of operation	0	25	MHz	
1	TCK cycle time	40	—	ns	
2	TCK clock pulse width measured at 1.5 V	20	—	ns	
3	TCK rise and fall times	0	3	ns	
4	TRST setup time to TCK falling edge	10	—	ns	1
5	TRST assert time	10	—	ns	
6	Input data setup time	5	—	ns	2
7	Input data hold time	15	—	ns	2
8	TCK to output data valid	0	30	ns	3
9	TCK to output high impedance	0	30	ns	3
10	TMS, TDI data setup time	5	—	ns	

Table 15. JTAG AC Timing Specification (Independent of PCI\_SYNC\_IN)



Package Description

## 5.2 Pin Assignments and Package Dimensions

Figure 24 shows the top surface, side profile, and pinout of the MPC8245, 352 TBGA package.





2. All measurements are in millimeters (mm).





	- 1	i		1	1
Name	Pin Numbers	Туре	Power Supply	Output Driver Type	Notes
V <sub>DD</sub>	AA24 AC16 AC19 AD12 AD6 AD9 C15 C18 C21 D11 D8 F3 H23 J3 L23 M3 R24 T4 V24 W4	Power for core 1.8/2.0 V	V <sub>DD</sub>	_	22
No Connect	D17	—	_	—	23
AV <sub>DD</sub> C17		Power for PLL (CPU core logic) 1.8/2.0 V	AV <sub>DD</sub>	_	22
AV <sub>DD</sub> 2	AF24	Power for PLL (peripheral logic) 1.8/2.0 V	AV <sub>DD</sub> 2	_	22
	Debug/M	anufacturing Pins	6		
DA0/QACK	F2	Output	OV <sub>DD</sub>	DRV_STD_MEM	4, 10, 25
DA1/CKO	B15	Output	OV <sub>DD</sub>	DRV_STD_MEM	14
DA2	C25	Output	OV <sub>DD</sub>	DRV_PCI	2
DA3/PCI_CLK4	AF26	Output	GV <sub>DD</sub>	DRV_PCI_CLK	14
DA4/REQ4	Y26	I/O	OV <sub>DD</sub>	—	12, 14
DA5/GNT4	W26	Output	OV <sub>DD</sub>	DRV_PCI	7, 15, 14
DA[10:6]/ PLL_CFG[0:4]	A22 B19 A21 B18 B17	I/O	OV <sub>DD</sub>	DRV_STD_MEM	6, 14, 20
DA[11]	AD26	Output	OV <sub>DD</sub>	DRV_PCI	2
DA[12:13]	AF17 AF19	Output	OV <sub>DD</sub>	DRV_STD_MEM	2, 6

Table 16	. MPC8245	Pinout L	_isting (	(continued)	)
----------	-----------	----------	-----------	-------------	---



**PLL Configurations** 

		2	66-MHz Part	9	300-MHz Part <sup>9</sup>			Multi	pliers
Ref. No.	PLL_CFG [0:4] <sup>10,13</sup>	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
13	10011 <sup>12</sup>		Not available	•	25 <sup>2,7</sup>	100	300	4 (2)	3 (2)
14	10100 <sup>12</sup>	26 <sup>6</sup> –38 <sup>5</sup>	52–76	182–266	26 <sup>6</sup> -42 <sup>5</sup>	52–84	182–294	2 (4)	3.5 (2)
15	10101 <sup>12</sup>		Not available	)	27 <sup>3</sup> –30 <sup>5,7</sup>	68–75	272–300	2.5 (2)	4 (2)
16	10110 <sup>12</sup>	25–33 <sup>5</sup>	50–66	200–264	25–37 <sup>5</sup>	50–74	200–296	2 (4)	4 (2)
17	10111 <sup>12</sup>	25–33 <sup>5</sup>	100–132	200–264	25–33 <sup>2</sup>	100–132	200–264	4 (2)	2 (2)
18	11000 <sup>12</sup>	27 <sup>3</sup> –35 <sup>5</sup>	68–88	204–264	27 <sup>3</sup> -40 <sup>5,7</sup>	68–100	204–300	2.5 (2)	3 (2)
19	11001 <sup>12</sup>	36 <sup>6</sup> –53 <sup>5</sup>	72–106	180–265	36 <sup>6</sup> –59 <sup>2</sup>	72–118	180–295	2 (2)	2.5 (2)
1A	11010 <sup>12</sup>	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	1 (4)	4 (2)
1B	11011 <sup>12</sup>	34 <sup>3</sup> –44 <sup>5</sup>	68–88	204–264	34 <sup>3</sup> –50 <sup>5,7</sup>	68–100	204–300	2 (2)	3 (2)
1C	11100 <sup>12</sup>	44 <sup>3</sup> –59 <sup>5</sup>	66–88	198–264	44 <sup>3</sup> –66 <sup>1</sup>	66–99	198–297	1.5 (2)	3 (2)
1D	11101 <sup>12</sup>	48 <sup>6</sup> –66 <sup>1</sup>	72–99	180–248	48 <sup>6</sup> –66 <sup>1</sup>	72–99	180–248	1.5 (2)	2.5 (2)
1E Rev B	11110 <sup>8</sup>		Not usable			Not usable		Off	Off
1E Rev D	11110	33 <sup>3</sup> –38 <sup>5</sup>	66–76	231–266	33 <sup>3</sup> –42 <sup>5</sup>	66–84	231–294	2(2)	3.5(2)

Table 17. PLL Configurations (266- and 300-MHz Parts) (continued)



		266-MHz Part <sup>9</sup>		300-MHz Part <sup>9</sup>			Multipliers		
Ref. No.	PLL_CFG [0:4] <sup>10,13</sup>	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
1F	11111 <sup>8</sup>	Not usable		Not usable			Off	Off	

Notes:

- 1. Limited by the maximum PCI input frequency (66 MHz).
- 2 Limited by the maximum system memory interface operating frequency (100 MHz @ 300 MHz CPU).
- 3. Limited by the minimum memory VCO frequency (133 MHz).
- 4. Limited due to the maximum memory VCO frequency (372 MHz).
- 5. Limited by the maximum CPU operating frequency.
- 6. Limited by the minimum CPU VCO frequency (360 MHz).
- 7. Limited by the maximum CPU VCO frequency (maximum marked CPU speed X 2).
- 8. In clock-off mode, no clocking occurs inside the MPC8245, regardless of the PCI\_SYNC\_IN input.
- 9. Range values are rounded down to the nearest whole number (decimal place accuracy removed).
- 10. PLL\_CFG[0:4] settings not listed are reserved.
- 11. Multiplier ratios for this PLL\_CFG[0:4] setting differ from the MPC8240 and are not backward-compatible.
- 12. PCI\_SYNC\_IN range for this PLL\_CFG[0:4] setting differs from or does not exist on the MPC8240 and may not be fully backward-compatible.
- 13. Bits 7–4 of register offset <0xE2> contain the PLL\_CFG[0:4] setting value.
- 14. In PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is for hardware modeling. The AC timing specifications in this document do not apply in PLL bypass mode.
- 15. In dual PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal peripheral logic directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI\_SYNC\_IN:Mem) mode operation. In this mode, the OSC\_IN input signal clocks the internal processor directly in 1:1 (OSC\_IN:CPU) mode operation, and the processor PLL is disabled. The PCI\_SYNC\_IN and OSC\_IN input clocks must be externally synchronized. This mode is for hardware modeling. The AC timing specifications in this document do not apply in dual PLL bypass mode.
- 16. Limited by the maximum system memory interface operating frequency (133 MHz @ 266 MHz CPU).
- 17. Limited by the minimum CPU operating frequency (100 MHz).
- 18. Limited by the minimum memory bus frequency (50 MHz).

		333 MHz Part <sup>9</sup>			350 MHz Part <sup>9</sup>			Multipliers	
Ref	PLL_ CFG[0:4] <sup>10,13</sup>	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
0	00000 <sup>12</sup>	25–44 <sup>16</sup>	75–132	188–330	25–44 <sup>16</sup>	75–132	188–330	3 (2)	2.5 (2)
1	00001 <sup>12</sup>	25–37 <sup>5,7</sup>	75–111	225–333	25–38 <sup>5</sup>	75–114	225–342	3 (2)	3 (2)

#### Table 18. PLL Configurations (333- and 350-MHz Parts)



System Design

# 7 System Design

This section provides electrical and thermal design recommendations for successful application of the MPC8245.

## 7.1 PLL Power Supply Filtering

The AV<sub>DD</sub> and AV<sub>DD</sub>2 power signals on the MPC8245 provide power to the peripheral logic/memory bus PLL and the MPC603e processor PLL. To ensure stability of the internal clocks, the power supplied to the AV<sub>DD</sub> and AV<sub>DD</sub>2 input signals should be filtered of any noise in the 500-kHz to 10-MHz resonant frequency range of the PLLs. Two separate circuits similar to the one shown in Figure 25 using surface mount capacitors with minimum effective series inductance (ESL) is recommended for AV<sub>DD</sub> and AV<sub>DD</sub>2 power signal pins. Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), using multiple small capacitors of equal value is recommended over using multiple values.

Place the circuits as closely as possible to the respective input signal pins to minimize noise coupled from nearby circuits. Routing from the capacitors to the input signal pins should be as direct as possible with minimal inductance of vias.



Figure 25. PLL Power Supply Filter Circuit

## 7.2 Decoupling Recommendations

Due to its dynamic power management feature, large address and data buses, and high operating frequencies, the MPC8245 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8245 system, and the MPC8245 itself requires a clean, tightly regulated source of power. Therefore, place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pin. These decoupling capacitors should receive their power from dedicated power planes in the PCB, with short traces to minimize inductance. These capacitors should have a value of 0.1 µF. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0508 or 0603, oriented such that connections are made along the length of the part.

In addition, several bulk storage capacitors should be distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors: 100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).



SRESET, TRIG\_IN, and TRIG\_OUT. The default state (logic 1) of SDMA1 selects the MPC8240 backward-compatible mode functionality, while a logic 0 state on the SDMA1 signal selects extended ROM functionality. In extended ROM mode, the TBEN, CHKSTOP\_IN, SRESET, TRIG\_IN, and TRIG\_OUT functionalities are not available.

The driver names and pin capability of the MPC8245 and the MPC8240 differ slightly. Refer to the drive capability table (for the ODCR register at 0x73) in the *MPC8240 Integrated Processor Hardware Specifications* and Table 4.

The programmable PCI output valid and output hold feature controlled by bits in the power management configuration register 2 (PMCR2) <0x72> differs slightly in the MPC8245. For the MPC8240, three bits, PMCR2[6:4] = PCI\_HOLD\_DEL, are used to select 1 of 8 possible PCI output timing configurations. PMCR2[6:5] are software-controllable but are initially set by the reset configuration state of the MCP and CKE signals, respectively. Software can change PMCR2[4]. The default configuration for PMCR2[6:4] = 0b110 since the MCP and CKE signals have internal pull-up resistors, but this default configuration does not select 33- or 66-MHz PCI operation output timing parameters for the MPC8240. Software makes this selection. For the MPC8245, only two bits in the power management configuration register 2 (PMCR2), PMCR2[5:4] = PCI\_HOLD\_DEL, control the variable PCI output timing. PMCR2[5:4] are software controllable but are initially set by the inverted reset configuration state of the MCP and CKE signals, respectively. The default configuration for PMCR2[5:4] = 0b00 since the MCP and CKE signals have internal pull-up resistors and the values from these signals are inverted; this default configuration selects 66-MHz PCI operation output timing parameters. There are four programmable PCI output timing configurations on the MPC8245. See Table 11.

Voltage sequencing requirements for the MPC8245 are similar to those for the MPC8240, with two exceptions in the MPC8245. In the MPC8245, the non-PCI input voltages ( $V_{in}$ ) must not be greater than  $GV_{DD}$  or  $OV_{DD}$  by more than 0.6 V at all times, including during power-on reset (see Caution 5 in Table 2). Second,  $LV_{DD}$  must not exceed  $OV_{DD}$  by more than 3.0 V at any time, including during power-on reset (see Caution 10 in Table 2); the allowable separation between  $LV_{DD}$  and  $OV_{DD}$  is 3.6 V for the MPC8240.

There is no  $LAV_{DD}$  input voltage supply signal on the MPC8245 since the SDRAM clock delay-locked loop (DLL) has power supplied internally. Signal D17 should be treated as a NC for the MPC8245. Application note AN2128 highlights the differences between the MPC8240 and the MPC8245.

## 7.7 JTAG Configuration Signals

Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification but is provided on all processors that implement the Power Architecture technology. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, more reliable power-on reset performance can be obtained if the TRST signal is asserted during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not practical.

The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG, with additional status monitoring signals. The COP port must independently assert HRESET or TRST to control the processor. If the target system has independent



System Design

## 7.8 Thermal Management

This section provides thermal management information for the tape ball grid array (TBGA) package for air-cooled applications. Depending on the application environment and the operating frequency, heat sinks may be required to maintain junction temperature within specifications. Proper thermal control design primarily depends on the system-level design: the heat sink, airflow, and thermal interface material. To reduce the die-junction temperature, heat sinks can be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package, or mounting clip and screw assembly. Figure 27 displays a package-exploded cross-sectional view of a TBGA package with several heat sink options.



Figure 27. Package-Exploded Cross-Sectional View with Several Heat Sink Options

Figure 28 depicts the die junction-to-ambient thermal resistance for four typical cases:

- A heat sink is not attached to the TBGA package, and there exists high board-level thermal loading from adjacent components.
- A heat sink is not attached to the TBGA package, and there is low board-level thermal loading from adjacent components.
- A heat sink (for example, ChipCoolers) is attached to the TBGA package, and there is high board-level thermal loading from adjacent components.
- A heat sink (for example, ChipCoolers) is attached to the TBGA package, and there is low board-level thermal loading from adjacent components.



### 7.8.2 Adhesives and Thermal Interface Materials

A thermal interface material placed between the top of the package and the bottom of the heat sink minimizes thermal contact resistance. For applications that attach the heat sink by a spring clip mechanism, Figure 30 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. Thermal grease significantly reduces the interface thermal resistance. That is, the bare joint offers a thermal resistance approximately seven times greater than the thermal grease joint.

A spring clip attaches heat sinks to holes in the printed-circuit board (see Figure 30). Therefore, synthetic grease offers the best thermal performance, considering the low interface pressure. The selection of any thermal interface material depends on factors such as thermal performance requirements, manufacturability, service temperature, dielectric properties, and cost.



Figure 30. Thermal Performance of Select Thermal Interface Material

The board designer can choose between several types of thermal interfaces. Heat sink adhesive materials are selected on the basis of high conductivity and adequate mechanical strength to meet equipment shock/vibration requirements. Several commercially-available thermal interfaces and adhesive materials are provided by the following vendors:

Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01888-4014 Internet: www.chomerics.com

781-935-4850



VP.

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on the printed-circuit board, or the thermal dissipation on the printed-circuit board surrounding the device.

To determine the junction temperature of the device in the application without a heat sink, the thermal characterization parameter ( $\Psi_{JT}$ ) measures the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $T_T$  = thermocouple temperature atop the package (°C)  $\Psi_{JT}$  = thermal characterization parameter (°C/W)  $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance minimizes the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

In many cases, it is appropriate to simulate the system environment using a computational fluid dynamics thermal simulation tool. In such a tool, the simplest thermal model of a package that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board.

## 7.9 References

Semiconductor Equipment and Materials International 805 East Middlefield Rd. Mountain View, CA 94043 (415) 964-5111

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the web at http://www.jedec.org.



Document Revision History

# 8 Document Revision History

Table 19 provides a revision history for this hardware specification.

Table	19	Revision	History	v Table
abic	15.	1101131011	mator	

Revision	Date	Substantive Change(s)				
10	8/07	Section 3, Table 3, and Table 7—Changed format of recommended voltage supply values so that delta to the chosen nominal does not exceed $\pm$ 100 mV. Completely replaced Section 4.6 with compliant I <sup>2</sup> C specifications as with other related integrated				
		processor devices.				
9	12/27/05	Document—Added Power Architecture information.				
		Section 4.1—Changed increased absolute maximum range for V <sub>DD</sub> in Table 1. Updated format of nominal voltage listings in Table 2.				
		Section 9.2—Removed Note 3 from Table 21.				
		Updated back page information.				
8	11/15/2005	Document—Imported new template and made minor editorial changes.				
		Removed references to a 466 MHz part since it is not available for new orders.				
		Section 4.3.2—Added paragraph for using DLL mode that provides lowest locked tap point read in 0xE3.				
		Section 5.3—Updated the driver and I/O assignment information for the multiplexed PCI clock and DUART signals. Added note for HRST_CPU and HRST_CTRL, which had been mentioned only in Figure 2.				
		Section 9.2—Updated the part ordering specifications for the extended temperature parts. Also updated the section to reflect what we offer for new orders.				
		Section 9.3—Added new section, "Part Marking." Updated Figure 33 to match with current part marking format.				
7	10/07/2004	Section 4.1.2—Table 2: Corrected range of AV <sub>DD</sub> and AVDD <sub>2</sub> .				
		Section 9.1—Table 21: Corrected voltage range under Process Descriptor column. Minor reformatting.				
6.1	05/24/2004	Section 4.5.3—Table 11: Spec 12b was improved from 4.5 ns to 4.0 ns. This improvement is guaranteed on devices marked after work week (WW) 28 of 2004. A device's work week may be determined from the "YYWW" portion of the devices trace ability code which is marked on the top of the device. So for WW28 in 2004, the device's YYWW is marked as 0428. For more information refer to Figure 33				
6	05/11/2004	Section 4.1.2—Table 2: Corrected range of $GV_{DD}$ to 3.3 ± 5%.				
		Section 4.2.1—Table 4: Changed the default for drive strength of DRV_STD_MEM.				
		Section 4.5.1—Table 8: Changed the wording description for item 15.				
		Section 4.5.2—Table 10: Changed T <sub>os</sub> range and wording in note; Figure 11:changed wording for SDRAM_SYNC_IN description relative to T <sub>OS</sub> .				
		Section 4.5.3—Table 11: Changed timing specification for <i>sys_logic_clk</i> to output valid (memory control, address, and data signals).				
5.1		Section 4.3.1—Table 9: Corrected last row to state the correct description for the bit setting. Max tap delay, DLL extend. Figure 8: Corrected the label name for the DLL graph to state "DLL Locking Range Loop Delay vs. Frequency of Operation for DLL_Extend=1 and Normal Tap Delay"				



**Document Revision History** 

Revision	Date	Substantive Change(s)
2		Globally changed EPIC to PIC.
	I	Section 1.4.1.4—Note 5: Changed register reference from 0x72 to 0x73.
	I	Section 1.4.1.5—Table 5: Updated power dissipation numbers based on latest characterization data.
	I	Section 1.4.2—Table 6: Updated table to show more thermal specifications.
	I	Section 1.4.3—Table 7: Updated minimum memory bus value to 50 MHz.
		Section 1.4.3.1—Changed equations for DLL locking range based on characterization data. Added updates and reference to AN2164 for note 6. Added table defining Tdp parameters. Labeled N value in Figures 5 through 8.
	l	Section 1.4.3.2—Table 10: Changed bit definitions for tap points. Updated note on Tos and added reference to AN2164 for note 7. Updated Figure 9 to show significance of Tos.
	I	Section 1.4.3.4—Added column for SDRAM_OLK @ 133 MHZ
	I	Sections 1.5.1 and 1.5.2—Corrected packaging information to state TBGA packaging.
	I	release of the document.
	I	Section 1.6—Updated Note 10 of Tables 18 and 19.
	I	Section 1.7.3—Changed sentence recommendation regarding decoupling capacitors.
	I	Section 1.9—Updated format of tables in Ordering Information section.
1		Updated document template.
		Section 1.4.1.4—Changed the driver type names in Table 6 to match with the names used in the MPC8245 Reference Manual.
		Section 1.5.3—Updated driver type names for signals in Table 16 to match with names used in the MPC8245 Integrated Processor Reference Manual.
	I	Section 1.4.1.2—Updated Table 7 to refer to new PLL Tables for VCO limits.
	I	Section 1.4.3.3—Added item 12e to Table 10 for SDRAM_SYNC_IN to Output Valid timing.
	I	Section 1.5.1—Updated solder balls information to 62Sn/36PB/2Ag.
		Section 1.6—Updated PLL Tables 17 and 18 and appropriate notes to reflect changes of VCO ranges for memory and CPU frequencies.
	I	Section 1.7—Updated voltage sequencing requirements in Table 2 and removed Section 1.7.2.
	I	Section 1.7.8—Updated TRST information and Figure 26.
		New Section 1.7.2—Updated the range of I/O power consumption numbers for $OV_{DD}$ and $GV_{DD}$ to correct values as in Table 5. Updated fastest frequency combination to 66:100:350 MHz.
	I	Section 1.7.9—Updated list for heat sink and thermal interface vendors.
	1	Section 1.9—Changed format of Ordering Information section. Added tables to reflect part number specifications also available.
	1	Added Sections 1.9.2 and 1.9.3.
0.5		Corrected labels for Figures 5 through 8.

#### Table 19. Revision History Table (continued)



Ordering Information

# 9 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 9.1, "Part Numbers Fully Addressed by This Document." Section 9.2, "Part Numbers Not Fully Addressed by This Document," lists the part numbers that do not fully conform to the specifications of this document. These special part numbers require an additional document called a hardware specifications addendum.

## 9.1 Part Numbers Fully Addressed by This Document

Table 20 provides the Freescale part numbering nomenclature for the MPC8245. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact a local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier that may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number. The revision level can be determined by reading the Revision ID register at address offset 0x08.

MPC	nnnn	L	XX	nnn	X	
Product Code	Part Identifier	Process Descriptor	Package <sup>1</sup>	Processor Frequency <sup>2</sup> (MHz)	Revision Level	Processor Version Register Value
MPC	8245	L: 0° to 105°C	ZU = TBGA V V = Lead-free TBGA	266, 300 1.7 V to 2.1 V	D:1.4 Rev ID:0x14	0x80811014
		L: 0° to 105°C	ZU = TBGA V V = Lead-free TBGA	333, 350 1.9 V to 2.2 V		

Table 20. Part Numbering	Nomenclature
--------------------------	--------------

#### Notes:

1. See Section 5, "Package Description," for more information on available package types.

2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by a hardware specifications addendum may support other maximum core frequencies.



Ordering Information

## 9.3 Part Marking

Parts are marked as the example shown in Figure 31.



#### Notes:

MMMMM is the 5-digit mask number. ATWLYYWW is test traceability code. YWWLAZ is the assembly traceability code. CCCCC is the country code.

Figure 31. Part Marking for TBGA Device