

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

Product Status	Active
Core Processor	PowerPC 603e
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	352-LBGA
Supplier Device Package	352-TBGA (35x35)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8245lzu266d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The peripheral logic integrates a PCI bridge, dual universal asynchronous receiver/transmitter (DUART), memory controller, DMA controller, PIC interrupt controller, a message unit (and  $I_2O$  interface), and an  $I^2C$  controller. The processor core is a full-featured, high-performance processor with floating-point support, memory management, a 16-Kbyte instruction cache, a 16-Kbyte data cache, and power management features. The integration reduces the overall packaging requirements and the number of discrete devices required for an embedded system.

An internal peripheral logic bus interfaces the processor core to the peripheral logic. The core can operate at a variety of frequencies, allowing the designer to trade off performance for power consumption. The processor core is clocked from a separate PLL that is referenced to the peripheral logic PLL. This allows the microprocessor and the peripheral logic block to operate at different frequencies while maintaining a synchronous bus interface. The interface uses a 64- or 32-bit data bus (depending on memory data bus width) and a 32-bit address bus along with control signals that enable the interface between the processor and peripheral logic to be optimized for performance. PCI accesses to the MPC8245 memory space are passed to the processor bus for snooping when snoop mode is enabled.

The general-purpose processor core and peripheral logic serve a variety of embedded applications. The MPC8245 can be used as either a PCI host or PCI agent controller.

# 2 Features

Major features of the MPC8245 are as follows:

- Processor core
  - High-performance, superscalar processor core
  - Integer unit (IU), floating-point unit (FPU) (software enabled or disabled), load/store unit (LSU), system register unit (SRU), and branch processing unit (BPU)
  - 16-Kbyte instruction cache
  - 16-Kbyte data cache
  - Lockable L1 caches-Entire cache or on a per-way basis up to three of four ways
  - Dynamic power management: 60x nap, doze, and sleep modes
- Peripheral logic
  - Peripheral logic bus
    - Various operating frequencies and bus divider ratios
    - 32-bit address bus, 64-bit data bus
    - Full memory coherency
    - Decoupled address and data buses for pipelining of peripheral logic bus accesses
    - Store gathering on peripheral logic bus-to-PCI writes
  - Memory interface
    - Up to 2 Gbytes of SDRAM memory
    - High-bandwidth data bus (32- or 64-bit) to SDRAM
    - Programmable timing supporting SDRAM
    - One to eight banks of 16-, 64-, 128-, 256-, or 512-Mbit memory devices



- Programmable interrupt controller (PIC)
  - Five hardware interrupts (IRQs) or 16 serial interrupts
  - Four programmable timers with cascade
- Two (dual) universal asynchronous receiver/transmitters (UARTs)
- Integrated PCI bus and SDRAM clock generation
- Programmable PCI bus and memory interface output drivers
- System-level performance monitor facility
- Debug features
  - Memory attribute and PCI attribute signals
  - Debug address signals
  - MIV signal—Marks valid address and data bus cycles on the memory bus
  - Programmable input and output signals with watchpoint capability
  - Error injection/capture on data path
  - IEEE Std 1149.1® (JTAG)/test interface

## **3 General Parameters**

The following list summarizes the general parameters of the MPC8245:

Technology	0.25-µm CMOS, five-layer metal
Die size	49.2 mm <sup>2</sup>
Transistor count	4.5 million
Logic design	Fully-static
Packages	Surface-mount 352 tape ball grid array (TBGA)
Core power supply	1.7 V to 2.1 V DC for 266 and 300 MHz with the condition that the usage is "nominal" $\pm$ 100 mV where "nominal" is 1.8/1.9/2.0 volts.
	1.9 V to 2.2 V DC for 333 and 350 MHz with the condition that the usage is "nominal" $\pm$ 100 mV where "nominal" is 2.0/2.1 volts.
	See Table 2 for details of recommended operating conditions)
I/O power supply	3.0- to 3.6-V DC

## 4 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8245.

### 4.1 DC Electrical Characteristics

This section covers ratings, conditions, and other DC electrical characteristics.



Figure 3 shows the undershoot and overshoot voltage of the memory interface.



Figure 3. Overshoot/Undershoot Voltage

Figure 4 and Figure 5 show the undershoot and overshoot voltage of the PCI interface for the 3.3- and 5-V signals, respectively.



Figure 4. Maximum AC Waveforms for 3.3-V Signaling



#### **Electrical and Thermal Characteristics**

Table 7 provides the operating frequency information for the MPC8245 at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ .

	266 MHz	300 MHz	333 MHz	350 MHz		
Characteristic <sup>2, 3</sup>	V <sub>DD</sub> /AV <sub>DD</sub> /AV <sub>DD</sub> 2 = 1.8/1.9/2.0 V ± 100 mV		V <sub>DD</sub> /AV <sub>DD</sub> /AV <sub>I</sub> ± 10	Unit		
Processor frequency (CPU)	100–266	100–300	100–333	100–350	MHz	
Memory bus frequency	50–133	50-100 <sup>4</sup>	50–133	50–100 <sup>4</sup>	MHz	
PCI input frequency	25–66					

Table	7.	Opera	atina	Fred	uencv	1
Tubic	•••	opere	aung	1109	activy	

#### Notes:

1. For details, refer to the hardware specifications addendum MPC8245ECSO2AD.

- 2. **Caution:** The PCI\_SYNC\_IN frequency and PLL\_CFG[0:4] settings must be chosen such that the resulting peripheral logic/memory bus frequency and CPU (core) frequencies do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0:4] signal description in Section 6, "PLL Configurations," for valid PLL\_CFG[0:4] settings and PCI\_SYNC\_IN frequencies.
- 3. See Table 17 and Table 18 for details on VCO limitations for memory and CPU VCO frequencies of various PLL configurations.
- 4. No available PLL\_CFG[0:4] settings support 133-MHz memory interface operation at 300- and 350-MHz CPU operation, since the multipliers do not allow a 300:133 and 350:133 ratio relation. However, running these parts at slower processor speeds may produce ratios that run above 100 MHz. See Table 17 for the PLL settings.

### 4.5.1 Clock AC Specifications

Table 8 provides the clock AC timing specifications at recommended operating conditions, as defined in Section 4.5.2, "Input AC Timing Specifications." These specifications are for the default driver strengths indicated in Table 4.

|--|

At recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 

Num	Characteristics and Conditions	Min	Мах	Unit	Notes
1	Frequency of operation (PCI_SYNC_IN)	25	66	MHz	
2, 3	PCI_SYNC_IN rise and fall times	—	2.0	ns	1
4	PCI_SYNC_IN duty cycle measured at 1.4 V	40	60	%	
5a	PCI_SYNC_IN pulse width high measured at 1.4 V	6	9	ns	2
5b	PCI_SYNC_IN pulse width low measured at 1.4 V	6	9	ns	2
7	PCI_SYNC_IN jitter	—	200	ps	
8a	PCI_CLK[0:4] skew (pin-to-pin)	—	250	ps	
8b	SDRAM_CLK[0:3] skew (pin-to-pin)	—	190	ps	3
10	Internal PLL relock time	—	100	μs	2, 4, 5
15	DLL lock range with DLL_EXTEND = 0 (disabled) and normal tap delay; (default DLL mode)	See Figure 7		ns	6



#### Table 8. Clock AC Timing Specifications (continued)

At recommended operating conditions (see Table 2) with  $LV_{DD}$  = 3.3 V ± 0.3 V

Num	Characteristics and Conditions	Min	Мах	Unit	Notes
16	16 DLL lock range for other modes		See Figure 8 through Figure 10		6
17	Frequency of operation (OSC_IN)	25	66	MHz	
19	OSC_IN rise and fall times	_	5	ns	7
20	OSC_IN duty cycle measured at 1.4 V	40	60	%	
21	OSC_IN frequency stability	—	100	ppm	

Notes:

- 1. Rise and fall times for the PCI\_SYNC\_IN input are measured from 0.4 to 2.4 V.
- 2. Specification value at maximum frequency of operation.
- 3. Pin-to-pin skew includes quantifying the additional amount of clock skew (or jitter) from the DLL besides any intentional skew added to the clocking signals from the variable length DLL synchronization feedback loop, that is, the amount of variance between the internal *sys\_logic\_clk* and the SDRAM\_SYNC\_IN signal after the DLL is locked. While pin-to-pin skew between SDRAM\_CLKs can be measured, the relationship between the internal *sys\_logic\_clk* and the external SDRAM\_SYNC\_IN cannot be measured and is guaranteed by design.
- 4. Relock time is guaranteed by design and characterization. Relock time is not tested.
- 5. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after a stable V<sub>DD</sub> and PCI\_SYNC\_IN are reached during the reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRST\_CPU/HRST\_CTRL must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
- 6. DLL\_EXTEND is bit 7 of the PMC2 register <72>. N is a non-zero integer (see Figure 7 through Figure 10). T<sub>clk</sub> is the period of one SDRAM\_SYNC\_OUT clock cycle in ns. T<sub>loop</sub> is the propagation delay of the DLL synchronization feedback loop (PC board runner) from SDRAM\_SYNC\_OUT to SDRAM\_SYNC\_IN in ns; 6.25 inches of loop length (unloaded PC board runner) corresponds to approximately 1 ns of delay. For details about how Figure 7 through Figure 10 may be used refer to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines, for details on MPC8245 memory clock design.
- 7. Rise and fall times for the OSC\_IN input is guaranteed by design and characterization. OSC\_IN input rise and fall times are not tested.

Figure 6 shows the PCI\_SYNC\_IN input clock timing diagram with the labeled number items listed in Table 8.



VM = Midpoint Voltage (1.4 V)

Figure 6. PCI\_SYNC\_IN Input Clock Timing Diagram

Figure 7 through Figure 10 show the DLL locking range loop delay vs. frequency of operation. These graphs define the areas of DLL locking for various modes. The gray areas show where the DLL locks.

**Electrical and Thermal Characteristics** 



Figure 8. DLL Locking Range Loop Delay Versus Frequency of Operation for DLL\_Extend=1 and Normal Tap Delay



#### **Electrical and Thermal Characteristics**

Figure 11 and Figure 12 show the input/output timing diagrams referenced to SDRAM\_SYNC\_IN and PCI\_SYNC\_IN, respectively.



- 10b-d = Input signals valid timing. 11a = Input hold time of SDRAM\_SYNC\_IN to memory.
- 12b-d = sys\_logic\_clk to output valid timing.
- 13b = Output hold time for non-PCI signals.

14b = SDRAM-SYNC\_IN to output high-impedance timing for non-PCI signals.

T<sub>os</sub> = Offset timing required to align sys\_logic\_clk with SDRAM\_SYNC\_IN. The SDRAM\_SYNC\_IN signal is adjusted by the DLL to accommodate for internal delay. This causes SDRAM\_SYNC\_IN to appear before sys\_logic\_clk once the DLL locks.

#### Figure 11. Input/Output Timing Diagram Referenced to SDRAM SYNC IN



Figure 12. Input/Output Timing Diagram Referenced to PCI\_SYNC\_IN



Figure 13 shows the input timing diagram for mode select signals.



VM = Midpoint Voltage (1.4 V)

Figure 13. Input Timing Diagram for Mode Select Signals

### 4.5.3 Output AC Timing Specification

Table 11 provides the processor bus AC timing specifications for the MPC8245 at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 V \pm 0.3 V$ . See Figure 11 for the input/output timing diagram referenced to *sys\_logic\_clk*. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 14 for the AC test load for the MPC8245). Output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system. These specifications are for the default driver strengths indicated in Table 4.

Num	Characteristic	Min	Max	Unit	Notes
12a	PCI_SYNC_IN to output valid, see Figure 15				
12a0	Tap 0, PCI_HOLD_DEL=00, [MCP,CKE] = 11, 66 MHz PCI (default)	—	6.0	ns	1, 3
12a1	Tap 1, PCI_HOLD_DEL=01, [MCP,CKE] = 10	—	6.5		
12a2	Tap 2, PCI_HOLD_DEL=10, [MCP,CKE] = 01, 33 MHz PCI	—	7.0		
12a3	Tap 3, PCI_HOLD_DEL=11, [MCP,CKE] = 00	—	7.5		
12b	sys_logic_clk to output valid (memory control, address, and data signals)	—	4.0	ns	2
12c	sys_logic_clk to output valid (for all others)	—	7.0	ns	2
12d	sys_logic_clk to output valid (for I <sup>2</sup> C)	—	5.0	ns	2
12e	sys_logic_clk to output valid (ROM/Flash/PortX)	—	6.0	ns	2
13a	Output hold (PCI), see Figure 15				
13a0	Tap 0, PCI_HOLD_DEL=00, [MCP,CKE] = 11, 66-MHz PCI (default)	2.0	—	ns	1, 3, 4
13a1	Tap 1, PCI_HOLD_DEL=01, [MCP,CKE] = 10	2.5	—		
13a2	Tap 2, PCI_HOLD_DEL=10, [MCP,CKE] = 01, 33-MHz PCI	3.0	—		
13a3	Tap 3, PCI_HOLD_DEL=11, [MCP,CKE] = 00	3.5	—		
13b	Output hold (all others)	1.0	—	ns	2
14a	PCI_SYNC_IN to output high impedance (for PCI)	—	14.0	ns	1, 3



Package Description

## 5.2 Pin Assignments and Package Dimensions

Figure 24 shows the top surface, side profile, and pinout of the MPC8245, 352 TBGA package.





2. All measurements are in millimeters (mm).





## 5.3 **Pinout Listings**

Table 16 provides the pinout listing for the MPC8245, 352 TBGA package.

### Table 16. MPC8245 Pinout Listing

Name	Pin Numbers	Туре	Power Supply	Output Driver Type	Notes			
	PCI Int	erface Signals	· · · ·		·			
C/BE[3:0]	P25 K23 F23 A25	I/O	OV <sub>DD</sub>	DRV_PCI	6, 15			
DEVSEL	H26	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15			
FRAME	J24	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15			
IRDY	K25	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15			
LOCK	J26	Input	OV <sub>DD</sub>	—	8			
AD[31:0]	V25 U25 U26 U24 U23 T25 T26 R25 R26 N26 N25 N23 M26 M25 L25 L26 F24 E26 E25 E23 D26 D25 C26 A26 B26 A24 B24 D19 B23 B22 D22 C22	I/O	OV <sub>DD</sub>	DRV_PCI	6, 15			
PAR	G25	I/O	OV <sub>DD</sub>	DRV_PCI	15			
GNT[3:0]	W25 W24 W23 V26	Output	OV <sub>DD</sub>	DRV_PCI	6, 15			
GNT4/DA5	W26	Output	OV <sub>DD</sub>	DRV_PCI	7, 15, 14			
REQ[3:0]	Y25 AA26 AA25 AB26	Input	OV <sub>DD</sub>	—	6, 12			
REQ4/DA4	Y26	I/O	OV <sub>DD</sub>	—	12, 14			
PERR	G26	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15, 18			
SERR	F26	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15, 16			
STOP	H25	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15			
TRDY	K26	I/O	OV <sub>DD</sub>	DRV_PCI	8, 15			
INTA	AC26	Output	OV <sub>DD</sub>	DRV_PCI	10, 15, 16			
IDSEL	P26	Input	OV <sub>DD</sub>	—				
Memory Interface Signals								
MDL[0:31]	AD17 AE17 AE15 AF15 AC14 AE13 AF13 AF12 AF11 AF10 AF9 AD8 AF8 AF7 AF6 AE5 B1 A1 A3 A4 A5 A6 A7 D7 A8 B8 A10 D10 A12 B11 B12 A14	I/O	GV <sub>DD</sub>	DRV_STD_MEM	5, 6			
MDH[0:31]	AC17 AF16 AE16 AE14 AF14 AC13 AE12 AE11 AE10 AE9 AE8 AC7 AE7 AE6 AF5 AC5 E4 A2 B3 D4 B4 B5 D6 C6 B7 C9 A9 B10 A11 A13 B13 A15	I/O	GV <sub>DD</sub>	DRV_STD_MEM	6			



\_\_\_\_\_

Table 16	. MPC8245	Pinout	Listing	(continued)
----------	-----------	--------	---------	-------------

Name	Pin Numbers	Туре	Power Supply	Output Driver Type	Notes			
	DUART	Control Signals			•			
SOUT1/PCI_CLK0	AC25	Output	GV <sub>DD</sub>	DRV_MEM_CTRL	13, 14			
SIN1/PCI_CLK1	AB25	I/O	GV <sub>DD</sub>	DRV_MEM_CTRL	13, 14, 26			
SOUT2/RTS1/ PCI_CLK2	AE26	Output	GV <sub>DD</sub>	DRV_MEM_CTRL	13, 14			
SIN2/CTS1/ PCI_CLK3	AF25	I	GV <sub>DD</sub>	DRV_MEM_CTRL	13, 14, 26			
	Cloc	k-Out Signals						
PCI_CLK0/SOUT1	AC25	Output	GV <sub>DD</sub>	DRV_PCI_CLK	13, 14			
PCI_CLK1/SIN1	AB25	Output	GV <sub>DD</sub>	DRV_PCI_CLK	13, 14, 26			
PCI_CLK2/RTS1/ SOUT2	AE26	Output	GV <sub>DD</sub>	DRV_PCI_CLK	13, 14			
PCI_CLK3/CTS1/ SIN2	AF25	Output	GV <sub>DD</sub>	DRV_PCI_CLK	13, 14, 26			
PCI_CLK4/DA3	AF26	Output	GV <sub>DD</sub>	DRV_PCI_CLK	13, 14			
PCI_SYNC_OUT	AD25	Output	GV <sub>DD</sub>	DRV_PCI_CLK				
PCI_SYNC_IN	AB23	Input	GV <sub>DD</sub>	_				
SDRAM_CLK [0:3]	D1 G1 G2 E1	Output	GV <sub>DD</sub>	DRV_MEM_CTRL or DRV_MEM_CLK	6, 21			
SDRAM_SYNC_OUT	C1	Output	GV <sub>DD</sub>	DRV_MEM_CTRL or DRV_MEM_CLK	21			
SDRAM_SYNC_IN	НЗ	Input	GV <sub>DD</sub>	—				
CKO/DA1	B15	Output	OV <sub>DD</sub>	DRV_STD_MEM	14			
OSC_IN	AD21	Input	OV <sub>DD</sub>	_	19			
Miscellaneous Signals								
HRST_CTRL	A20	Input	OV <sub>DD</sub>	—	27			
HRST_CPU	A19	Input	OV <sub>DD</sub>	_	27			
MCP	A17	Output	OV <sub>DD</sub>	DRV_STD_MEM	3, 4, 17			
NMI	D16	Input	OV <sub>DD</sub>					
SMI	A18	Input	OV <sub>DD</sub>		10			
SRESET/SDMA12	B16	I/O	${\sf GV}_{\sf DD}$	DRV_MEM_CTRL	10, 14			
TBEN/SDMA13	B14	I/O	GV <sub>DD</sub>	DRV_MEM_CTRL	10, 14			



**PLL Configurations** 

	PLL_CFG [0:4] <sup>10,13</sup>	266-MHz Part <sup>9</sup>			3	00-MHz Part	Multipliers		
Ref. No.		PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
13	10011 <sup>12</sup>		Not available		25 <sup>2,7</sup>	100	300	4 (2)	3 (2)
14	10100 <sup>12</sup>	26 <sup>6</sup> –38 <sup>5</sup>	52–76	182–266	26 <sup>6</sup> -42 <sup>5</sup>	52–84	182–294	2 (4)	3.5 (2)
15	10101 <sup>12</sup>	Not available			27 <sup>3</sup> -30 <sup>5,7</sup>	68–75	272–300	2.5 (2)	4 (2)
16	10110 <sup>12</sup>	25–33 <sup>5</sup>	50–66	200–264	25–37 <sup>5</sup>	50–74	200–296	2 (4)	4 (2)
17	10111 <sup>12</sup>	25–33 <sup>5</sup>	100–132	200–264	25–33 <sup>2</sup>	100–132	200–264	4 (2)	2 (2)
18	11000 <sup>12</sup>	27 <sup>3</sup> –35 <sup>5</sup>	68–88	204–264	27 <sup>3</sup> -40 <sup>5,7</sup>	68–100	204–300	2.5 (2)	3 (2)
19	11001 <sup>12</sup>	36 <sup>6</sup> –53 <sup>5</sup>	72–106	180–265	36 <sup>6</sup> –59 <sup>2</sup>	72–118	180–295	2 (2)	2.5 (2)
1A	11010 <sup>12</sup>	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	1 (4)	4 (2)
1B	11011 <sup>12</sup>	34 <sup>3</sup> -44 <sup>5</sup>	68–88	204–264	34 <sup>3</sup> -50 <sup>5,7</sup>	68–100	204–300	2 (2)	3 (2)
1C	11100 <sup>12</sup>	44 <sup>3</sup> –59 <sup>5</sup>	66–88	198–264	44 <sup>3</sup> –66 <sup>1</sup>	66–99	198–297	1.5 (2)	3 (2)
1D	11101 <sup>12</sup>	48 <sup>6</sup> –66 <sup>1</sup>	72–99	180–248	48 <sup>6</sup> –66 <sup>1</sup>	72–99	180–248	1.5 (2)	2.5 (2)
1E Rev B	11110 <sup>8</sup>	Not usable		Not usable			Off	Off	
1E Rev D	11110	33 <sup>3</sup> –38 <sup>5</sup>	66–76	231–266	33 <sup>3</sup> –42 <sup>5</sup>	66–84	231–294	2(2)	3.5(2)

Table 17. PLL Configurations (266- and 300-MHz Parts) (continued)



		333 MHz Part <sup>9</sup>			35	50 MHz Part <sup>9</sup>	Multipliers		
Ref	PLL_ CFG[0:4] <sup>10,13</sup>	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
2	00010 <sup>11</sup>	50 <sup>18</sup> –66 <sup>1</sup>	50–66	225–297	50 <sup>18</sup> –66 <sup>1</sup>	50–66	225–297	1 (4)	4.5 (2)
3	00011 <sup>11,14</sup>	50 <sup>17</sup> –66 <sup>1</sup>	50–66	100–133	50 <sup>17</sup> –66 <sup>1</sup>	50–66	100–133	1 (Bypass)	2 (4)
4	00100 <sup>12</sup>	25–46 <sup>4</sup>	50–92	100–184	25–46 <sup>4</sup>	50–92	100–184	2 (4)	2 (4)
6	00110 <sup>15</sup>		Bypass			Bypass		Вура	ass
7 Rev B	00111 <sup>14</sup>	60 <sup>6</sup> –66 <sup>1</sup>	60–66	180–198	60 <sup>6</sup> –66 <sup>1</sup>	60–66	180–198	1 (Bypass)	3 (2)
7 Rev D	00111 <sup>14</sup>	Not available		25	100	350	4(2)	3.5(2)	
8	01000 <sup>12</sup>	60 <sup>6</sup> –66 <sup>1</sup>	60–66	180–198	60 <sup>6</sup> –66 <sup>1</sup>	60–66	180–198	1 (4)	3 (2)
9	01001 <sup>12</sup>	45 <sup>6</sup> –66 <sup>1</sup>	90–132	180–264	45 <sup>6</sup> –66 <sup>1</sup>	90–132	180–264	2 (2)	2 (2)
А	01010 <sup>12</sup>	25–37 <sup>5,7</sup>	50–74	225–333	25–38 <sup>5</sup>	50–76	225–342	2 (4)	4.5 (2)
В	01011 <sup>12</sup>	45 <sup>3</sup> –66 <sup>1</sup>	68–99	204–297	45 <sup>3</sup> –66 <sup>1</sup>	68–99	204–297	1.5 (2)	3 (2)
С	01100 <sup>12</sup>	36 <sup>6</sup> -46 <sup>4</sup>	72–92	180–230	36 <sup>6</sup> -46 <sup>4</sup>	72–92	180–230	2 (4)	2.5 (2)
D	01101 <sup>12</sup>	45 <sup>3</sup> –63 <sup>5,7</sup>	68–95	238–333	45 <sup>3</sup> –66 <sup>1</sup>	68–99	238–347	1.5 (2)	3.5 (2)
E	01110 <sup>12</sup>	30 <sup>6</sup> -46 <sup>4</sup>	60–92	180–276	30 <sup>6</sup> -46 <sup>4</sup>	60–92	180–276	2 (4)	3 (2)
F	01111 <sup>12</sup>	25–31 <sup>5</sup>	75–93	263–326	25–33 <sup>5</sup>	75–99	263–347	3 (2)	3.5 (2)
10	10000 <sup>12</sup>	30 <sup>6</sup> –44 <sup>2</sup>	90–132	180–264	30 <sup>6</sup> –44 <sup>2</sup>	90–132	180–264	3 (2)	2 (2)
11	10001 <sup>12</sup>	25–33 <sup>2,16</sup>	100–132	250–330	25–33 <sup>2,16</sup>	100–132	250–330	4 (2)	2.5 (2)
12	10010 <sup>12</sup>	60 <sup>6</sup> –66 <sup>1</sup>	90–99	180–198	60 <sup>6</sup> –66 <sup>1</sup>	90–99	180–198	1.5 (2)	2 (2)
13	10011 <sup>12</sup>	25–27 <sup>5</sup>	100–108	300–324	25–29 <sup>5</sup>	100–116	300–348	4 (2)	3 (2)
14	10100 <sup>12</sup>	26 <sup>6</sup> –47 <sup>4</sup>	52–94	182–329	26 <sup>6</sup> –47 <sup>4</sup>	52–94	182–329	2 (4)	3.5 (2)
15	10101 <sup>12</sup>	27 <sup>3</sup> –33 <sup>5</sup>	68–83	272–332	27 <sup>3</sup> –34 <sup>5</sup>	68–85	272–340	2.5 (2)	4 (2)
16	10110 <sup>12</sup>	25–41 <sup>5</sup>	50–82	200–328	25–43 <sup>5</sup>	50–86	200–344	2 (4)	4 (2)
17	10111 <sup>12</sup>	25–33 <sup>2</sup>	100–132	200–264	25–33 <sup>2</sup>	100–132	200–264	4 (2)	2 (2)
18	11000 <sup>12</sup>	27 <sup>3</sup> –44 <sup>5</sup>	68–110	204–330	27 <sup>3</sup> –46 <sup>5</sup>	68–115	204–345	2.5 (2)	3 (2)
19	11001 <sup>12</sup>	36 <sup>6</sup> –66 <sup>1</sup>	72–132	180–330	36 <sup>6</sup> –66 <sup>1</sup>	72–132	180–330	2 (2)	2.5 (2)
1A	11010 <sup>12</sup>	50 <sup>18</sup> –66 <sup>1</sup>	50-66	200–264	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	1 (4)	4 (2)
1B	11011 <sup>12</sup>	34 <sup>3</sup> –55 <sup>5</sup>	68–110	204–330	34 <sup>3</sup> –58 <sup>5</sup>	68–116	204–348	2 (2)	3 (2)
1C	11100 <sup>12</sup>	44 <sup>3</sup> -66 <sup>1</sup>	66–99	198–297	44 <sup>3</sup> –66 <sup>1</sup>	66–99	198–297	1.5 (2)	3 (2)
1D	11101 <sup>12</sup>	48 <sup>6</sup> –66 <sup>1</sup>	72–99	180–248	48 <sup>6</sup> –66 <sup>1</sup>	72–99	180–248	1.5 (2)	2.5(2)

Table 18. PLL Configurations (333- and 350-MHz Parts) (continued)



		333 MHz Part <sup>9</sup>			350 MHz Part <sup>9</sup>			Multipliers	
Ref	PLL_ CFG[0:4] <sup>10,13</sup>	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
1E Rev B	11110 <sup>8</sup>	Not usable		Not usable			Off	Off	
1E Rev D	11110	33 <sup>3</sup> –47 <sup>5</sup>	66–94	231–329	33 <sup>3</sup> –50 <sup>2,5,7</sup>	66–100	231–350	2(2)	3.5(2)
1F	11111 <sup>8</sup>	Not usable			Not usable			Off	Off

#### Table 18. PLL Configurations (333- and 350-MHz Parts) (continued)

#### Notes:

- 1. Limited by the maximum PCI input frequency (66 MHz).
- 2. Limited by the maximum system memory interface operating frequency (100 MHz @ 350 MHz CPU).
- 3. Limited by the minimum memory VCO frequency (132 MHz).
- 4. Limited due to the maximum memory VCO frequency (372 MHz).
- 5. Limited by the maximum CPU operating frequency.
- 6. Limited by the minimum CPU VCO frequency (360 MHz).
- 7. Limited by the maximum CPU VCO frequency (Maximum marked CPU speed X 2).
- 8. In clock-off mode, no clocking occurs inside the MPC8245, regardless of the PCI\_SYNC\_IN input.
- 9. Range values are rounded down to the nearest whole number (decimal place accuracy removed).
- PLL\_CFG[0:4] settings not listed are reserved.
- 11. Multiplier ratios for this PLL\_CFG[0:4] setting differ from or do not exist on the MPC8240 and are not backward-compatible.
- 12. PCI\_SYNC\_IN range for this PLL\_CFG[0:4] setting differs from the MPC8240 and may not be fully backward-compatible.
- 13. Bits 7-4 of register offset <0xE2> contain the PLL\_CFG[0:4] setting value.
- 14. In PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is for hardware modeling. The AC timing specifications in this document do not apply in PLL bypass mode.
- 15. In dual PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal peripheral logic directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI\_SYNC\_IN:Mem) mode operation. In this mode, the OSC\_IN input signal clocks the internal processor directly in 1:1 (OSC\_IN:CPU) mode operation, and the processor PLL is disabled. The PCI\_SYNC\_IN and OSC\_IN input clocks must be externally synchronized. This mode is for hardware modeling. The AC timing specifications in this document do not apply in dual PLL bypass mode.
- 16. Limited by the maximum system memory interface operating frequency (133 MHz @ 333 MHz CPU).
- 17. Limited by the minimum CPU operating frequency (100 MHz).
- 18. Limited by the minimum memory bus frequency (50 MHz).



### 7.3 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Tie unused active-low inputs to OV<sub>DD</sub>. Connect unused active-high inputs tie to GND. All NC signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND pins.

The PCI\_SYNC\_OUT signal is to be routed halfway out to the PCI devices and returned to the PCI\_SYNC\_IN input of the MPC8245.

The SDRAM\_SYNC\_OUT signal is to be routed halfway out to the SDRAM devices and then returned to the SDRAM\_SYNC\_IN input of the MPC8245. The trace length can be used to skew or adjust the timing window as needed. See the Tundra *Tsi107<sup>TM</sup> Design Guide* (AN1849) and Freescale application notes AN2164, *MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1* and AN2746, *MPC8245/MPC8241 Memory Clock Design Guidelines: Part 2* for details. Note that there is an SDRAM\_SYNC\_IN to PCI\_SYNC\_IN time requirement (refer to Table 10 for the input AC timing specifications).

## 7.4 Pull-Up/Pull-Down Resistor Requirements

The data bus input receivers are normally turned off when no read operation is in progress; therefore, they do not require pull-up resistors on the bus. The data bus signals are: MDH[0:31], MDL[0:31], and PAR[0:7].

If the 32-bit data bus mode is selected, the input receivers of the unused data and parity bits (MDL[0:31] and PAR[4:7]) are disabled, and their outputs drive logic zeros when they would otherwise normally be driven. For this mode, these pins do not require pull-up resistors and should be left unconnected to minimize possible output switching.

The TESTO pin requires a pull-up resistor of 120  $\Omega$  or less connected to OV<sub>DD</sub>.

RTC should have weak pull-up resistors (2–10 k $\Omega$ ) connected to GV<sub>DD</sub>.

The following signals should be pulled up to  $OV_{DD}$  with weak pull-up resistors (2–10 k $\Omega$ ): SDA, SCL, <u>SMI</u>, <u>SRESET/SDMA12</u>, TBEN/SDMA13, <u>CHKSTOP\_IN/SDMA14</u>, TRIG\_IN/<u>RCS2</u>, <u>INTA</u>, <u>QACK/DA0</u> and <u>DRDY</u>. Note that <u>QACK/DA0</u> should be left without a pull-up resistor only if an external clock is used because this signal enables internal clock flipping logic when it is low on reset, which is necessary when the PLL[0:4] signals select a half-clock frequency ratio and an external PLL is used to drive the SDRAM device.

It is recommended that the following PCI control signals be pulled up to  $LV_{DD}$  (the clamping voltage) with weak pull-up resistors (2–10 k $\Omega$ ): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP, and TRDY. The resistor values may need to be adjusted stronger to reduce induced noise on specific board designs.

The following pins have internal pull-up resistors enabled at all times: REQ[3:0], REQ4/DA4, TCK, TDI, TMS, and TRST. See Table 16.

The following pins have internal pull-up resistors enabled only while device is in the reset state:  $\overline{\text{GNT4}/\text{DA5}}$ , MDL0,  $\overline{\text{FOE}}$ ,  $\overline{\text{RCS0}}$ ,  $\overline{\text{SDRAS}}$ ,  $\overline{\text{SDCAS}}$ , CKE,  $\overline{\text{AS}}$ ,  $\overline{\text{MCP}}$ , MAA[0:2], and PMAA[0:2]. See Table 16.



System Design

## 7.8 Thermal Management

This section provides thermal management information for the tape ball grid array (TBGA) package for air-cooled applications. Depending on the application environment and the operating frequency, heat sinks may be required to maintain junction temperature within specifications. Proper thermal control design primarily depends on the system-level design: the heat sink, airflow, and thermal interface material. To reduce the die-junction temperature, heat sinks can be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package, or mounting clip and screw assembly. Figure 27 displays a package-exploded cross-sectional view of a TBGA package with several heat sink options.



Figure 27. Package-Exploded Cross-Sectional View with Several Heat Sink Options

Figure 28 depicts the die junction-to-ambient thermal resistance for four typical cases:

- A heat sink is not attached to the TBGA package, and there exists high board-level thermal loading from adjacent components.
- A heat sink is not attached to the TBGA package, and there is low board-level thermal loading from adjacent components.
- A heat sink (for example, ChipCoolers) is attached to the TBGA package, and there is high board-level thermal loading from adjacent components.
- A heat sink (for example, ChipCoolers) is attached to the TBGA package, and there is low board-level thermal loading from adjacent components.



Figure 28. Die Junction-to-Ambient Resistance

The board designer can choose between several types of heat sinks to place on the MPC8245. Several commercially-available heat sinks for the MPC8245 are provided by the following vendors:

Aavid Thermalloy 603-224-9988 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com Alpha Novatech 408-749-7601 473 Sapena Ct. #15 Santa Clara, CA 95054 Internet: www.alphanovatech.com International Electronic Research Corporation (IERC) 818-842-7277 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com Tyco Electronics 800-522-6752 Chip Coolers<sup>TM</sup> P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com



System Design

Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com

Selection of an appropriate heat sink depends on thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost. Other heat sinks offered by Aavid Thermalloy, Alpha Novatech, IERC, Chip Coolers, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances and may or may not need airflow.

603-635-5102

### 7.8.1 Internal Package Conduction Resistance

The intrinsic conduction thermal resistance paths for the TBGA cavity-down packaging technology shown in Figure 29 are as follows:

- Die junction-to-case thermal resistance
- Die junction-to-ball thermal resistance

Figure 29 depicts the primary heat transfer path for a package with an attached heat sink mounted on a printed-circuit board.



(Note the internal versus external package resistance)

### Figure 29. TBGA Package with Heat Sink Mounted to a Printed-Circuit Board

In a TBGA package, the active side of the die faces the printed-circuit board. Most of the heat travels through the die, across the die attach layer, and into the copper spreader. Some of the heat is removed from the top surface of the spreader through convection and radiation. Another percentage of the heat enters the printed-circuit board through the solder balls. The heat is then removed from the exposed surfaces of the board through convection and radiation. If a heat sink is used, a larger percentage of heat leaves through the top side of the spreader.



### 9.2 Part Numbers Not Fully Addressed by This Document

Parts with application modifiers or revision levels not fully addressed in this specification document are described in separate part number specifications that supplement and supersede this document. Table 21 shows the part numbers addressed by the MPC8245TXXnnnx series. The revision level can be determined by reading the Revision ID register at address offset 0x08.

#### Table 21. Part Numbers Addressed by MPC8245TXXnnnx Series Part Number Specification Markings (Document Order No. MPC8245ECS01AD)

MPC	nnnn	X	XX	nnn	X	
Product Code	Part Identifier	Process Descriptor	Package <sup>1</sup>	Processor Frequency <sup>2</sup>	Revision Level	Processor Version Register Value
MPC	8245	T: -40° to 105°C	ZU = TBGA V V= Lead-free TBGA	266 MHz, 300 MHz: 1.7 V to 2.1 V 333 MHz, 350 MHz: 1.9 V to 2.2 V	D:1.4 Rev ID:0x14	0x80811014

Notes:

1. See Section 5, "Package Description," for more information on available package types.

2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by a hardware specifications addendum may support other maximum core frequencies.

Table 22 shows the part numbers addressed by the MPC8245ARZUnnnx series.

#### Table 22. Part Numbers Addressed by MPC8245ARZUnnnx Series Part Number Specification Markings (Document Order No. MPC8245ECS02AD)

MPC	nnnn	X	X	XX	nnn	x	
Product Code	Part Identifier	Process <sup>3</sup> Identifier	Process Descriptor	Package <sup>1</sup>	Processor Frequency <sup>2</sup>	Revision Level	Processor Version Register Value
MPC	8245	A	R: 0° to 85°C	ZU = TBGA V V= Lead-free TBGA	400 MHz 2.1 V ± 100 mV	D:1.4 Rev ID:0x14	0x80811014

#### Notes:

1. See Section 5, "Package Description," for more information on available package types.

- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by a hardware specifications addendum may support other maximum core frequencies.
- Process identifier 'A' represents parts that are manufactured under a 29-angstrom process verses the original 35-angstrom process.

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE 1149.1 is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. TUNDRA, the Tundra logo, Tsi107, and Silicon Behind the Network are all trademarks of Tundra Semiconductor Corporation. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2001–2007. All rights reserved.

Document Number: MPC8245EC Rev. 10 08/2007



