

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XFI

Product Status	Active
Core Processor	PowerPC 603e
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	350MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	352-LBGA
Supplier Device Package	352-TBGA (35x35)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8245lzu350d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Electrical and Thermal Characteristics

4.1.1 Absolute Maximum Ratings

The tables in this section describe the MPC8245 DC electrical characteristics. Table 1 provides the absolute maximum ratings.

Characteristic ¹	Symbol	Range	Unit
Supply voltage—CPU core and peripheral logic	V _{DD}	-0.3 to 2.25	V
Supply voltage—memory bus drivers	GV _{DD}	-0.3 to 3.6	V
Supply voltage—PCI and standard I/O buffers	OV _{DD}	-0.3 to 3.6	V
Supply voltage—PLLs	AV _{DD} /AV _{DD} 2	-0.3 to 2.25	V
Supply voltage—PCI reference	LV _{DD}	-0.3 to 5.4	V
Input voltage ²	V _{in}	-0.3 to 3.6	V
Operational die-junction temperature range	Тj	0 to 105 ³	°C
Storage temperature range	T _{stg}	-55 to 150	°C

Table 1. Absolute Maximum Ratings

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. PCI inputs with $LV_{DD} = 5 V \pm 5\% V DC$ may be correspondingly stressed at voltages exceeding $LV_{DD} + 0.5 V DC$.
- 3. Note that this temperature range does not apply to the 400 MHz parts. For details, refer to the hardware specifications addendum MPC8245ECSO2AD.

4.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8245. Some voltage values do not apply to the 400-MHz parts. For details, refer to the hardware specifications addendum MPC8245ECSO2AD.

Characteristic	Symbol	Recommended Value	Unit	Notes
Supply voltage	V _{DD}	1.8/1.9/2.0 V ± 100 mV	V	4, 7
		2.0/2.1 V ± 100 mV	V	5, 7
I/O buffer supply for PCI and standard	OV _{DD}	3.3 ± 0.3	V	7
Supply voltages for memory bus drivers	GV _{DD}	3.3 ± 5%	V	9
CPU PLL supply voltage	AV _{DD}	1.8/1.9/2.0 V ±	V	4, 7, 12
		2.0/2.1 V ±	V	5, 7, 12

Table 2. Recommended Operating Conditions¹



4.4 Thermal Characteristics

Table 6 provides the package thermal characteristics for the MPC8245. For details, see Section 7.8, "Thermal Management."

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection (Single-layer board—1s)	$R_{ extsf{ heta}JA}$	16.1	°C/W	1, 2
Junction-to-ambient natural convection (Four-layer board—2s2p)	R _{θJMA}	12.0	°C/W	1, 3
Junction-to-ambient (@200 ft/min) (Single-layer board—1s)	R _{θJMA}	11.6	°C/W	1, 3
Junction-to-ambient (@200 ft/min) (Four layer board—2s2p)	R _{θJMA}	9.0	°C/W	1, 3
Junction-to-board	$R_{ hetaJB}$	4.8	°C/W	4
Junction-to-case	R _{θJC}	1.8	°C/W	5
Junction-to-package top (natural convection)	Ψ_{JT}	1.0	°C/W	6

Table 6. Thermal Characteristics

Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate used for case temperature.
- 6. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

4.5 AC Electrical Characteristics

After fabrication, functional parts are sorted by maximum processor core frequency as shown in Table 7 and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (PCI_SYNC_IN) clock frequency and the settings of the PLL_CFG[0:4] signals. Parts are sold by maximum processor core frequency. See Section 9, "Ordering Information," for details on ordering parts.



Table 8. Clock AC Timing Specifications (continued)

At recommended operating conditions (see Table 2) with LV_{DD} = 3.3 V ± 0.3 V

Num	Characteristics and Conditions	Min	Min Max		Notes
16	DLL lock range for other modes	See Figure 8 th	ns	6	
17	Frequency of operation (OSC_IN)	25	66	MHz	
19	OSC_IN rise and fall times	_	5	ns	7
20	OSC_IN duty cycle measured at 1.4 V	40	60	%	
21	OSC_IN frequency stability	—	100	ppm	

Notes:

- 1. Rise and fall times for the PCI_SYNC_IN input are measured from 0.4 to 2.4 V.
- 2. Specification value at maximum frequency of operation.
- 3. Pin-to-pin skew includes quantifying the additional amount of clock skew (or jitter) from the DLL besides any intentional skew added to the clocking signals from the variable length DLL synchronization feedback loop, that is, the amount of variance between the internal *sys_logic_clk* and the SDRAM_SYNC_IN signal after the DLL is locked. While pin-to-pin skew between SDRAM_CLKs can be measured, the relationship between the internal *sys_logic_clk* and the external SDRAM_SYNC_IN cannot be measured and is guaranteed by design.
- 4. Relock time is guaranteed by design and characterization. Relock time is not tested.
- 5. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and PCI_SYNC_IN are reached during the reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRST_CPU/HRST_CTRL must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
- 6. DLL_EXTEND is bit 7 of the PMC2 register <72>. N is a non-zero integer (see Figure 7 through Figure 10). T_{clk} is the period of one SDRAM_SYNC_OUT clock cycle in ns. T_{loop} is the propagation delay of the DLL synchronization feedback loop (PC board runner) from SDRAM_SYNC_OUT to SDRAM_SYNC_IN in ns; 6.25 inches of loop length (unloaded PC board runner) corresponds to approximately 1 ns of delay. For details about how Figure 7 through Figure 10 may be used refer to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines, for details on MPC8245 memory clock design.
- 7. Rise and fall times for the OSC_IN input is guaranteed by design and characterization. OSC_IN input rise and fall times are not tested.

Figure 6 shows the PCI_SYNC_IN input clock timing diagram with the labeled number items listed in Table 8.



VM = Midpoint Voltage (1.4 V)

Figure 6. PCI_SYNC_IN Input Clock Timing Diagram

Figure 7 through Figure 10 show the DLL locking range loop delay vs. frequency of operation. These graphs define the areas of DLL locking for various modes. The gray areas show where the DLL locks.





Figure 9. DLL Locking Range Loop Delay Versus Frequency of Operation for DLL_Extend=0 and Max Tap Delay



Num	Characteristic	Min	Мах	Unit	Notes
10a	PCI input signals valid to PCI_SYNC_IN (input setup)	3.0	_	ns	1, 3
10b	Memory input signals valid to sys_logic_clk (input setup)				
10b0	Tap 0, register offset <0x77>, bits $5-4 = 0b00$	2.6	—	ns	2, 3, 6
10b1	Tap 1, register offset <0x77>, bits 5–4 = 0b01	1.9			
10b2	Tap 2, register offset <0x77>, bits 5–4 = 0b10 (default)	1.2	_		
10b3	Tap 3, register offset <0x77>, bits 5–4 = 0b11	0.5	_		
10c	PIC, misc. debug input signals valid to sys_logic_clk	3.0	_	ns	2, 3
	(input setup)				
10d	I ² C input signals valid to sys_logic_clk (input setup)	3.0	-	ns	2, 3
10e	Mode select inputs valid to HRST_CPU/HRST_CTRL (input setup)	$9 imes t_{CLK}$	_	ns	2, 3–5
11	T _{os} —SDRAM_SYNC_IN to sys_logic_clk offset time	0.4	1.0	ns	7
11a	sys_logic_clk to memory signal inputs invalid (input hold)				
11a0	Tap 0, register offset <0x77>, bits $5-4 = 0b00$	0	—	ns	2, 3, 6
11a1	Tap 1, register offset <0x77>, bits 5–4 = 0b01	0.7			
11a2	Tap 2, register offset <0x77>, bits 5-4 = 0b10 (default)	1.4	_		
11a3	Tap 3, register offset <0x77>, bits 5–4 = 0b11	2.1	_		
11b	HRST_CPU/HRST_CTRL to mode select inputs invalid (input hold)	0	—	ns	2, 3, 5
11c	PCI_SYNC_IN to Inputs invalid (input hold)	1.0	—	ns	1, 2, 3

Table 10. Input AC Timing Specifications

Notes:

- 1. All PCI signals are measured from OV_{DD}/2 of the rising edge of PCI_SYNC_IN to 0.4 × OV_{DD} of the signal in question for 3.3-V PCI signaling levels. See Figure 12.
- 2. All memory and related interface input signal specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the memory bus clock, *sys_logic_clk*. *sys_logic_clk* is the same as PCI_SYNC_IN in 1:1 mode but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 11.
- 3. Input timings are measured at the pin.
- 4. t_{CLK} is the time of one SDRAM_SYNC_IN clock cycle.
- 5. All mode select input signals specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the HRST_CPU/HRST_CTRL signal. See Figure 13.
- 6. The memory interface input setup and hold times are programmable to four possible combinations by programming bits 5–4 of register offset <0x77> to select the desired input setup and hold times.
- 7. T_{os} represents a timing adjustment for SDRAM_SYNC_IN with respect to sys_logic_clk. Due to the internal delay present on the SDRAM_SYNC_IN signal with respect to the sys_logic_clk inputs to the DLL, the resulting SDRAM clocks become offset by the delay amount. To maintain phase-alignment of the memory clocks with respect to sys_logic_clk, the feedback trace length of SDRAM_SYNC_OUT to SDRAM_SYNC_IN must be shortened to accommodate this range. The feedback trace length is relative to the SDRAM clock output trace lengths. We recommend that the length of SDRAM_SYNC_OUT to SDRAM_SYNC_IN be shortened by 0.7 ns because that is the midpoint of the range of T_{os} and allows the impact from the range of T_{os} to be reduced. Additional analyses of trace lengths and SDRAM loading must be performed to optimize timing. For details on trace measurements and the problem of T_{os}, refer to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines.





Figure 18. PIC Serial Interrupt Mode Output Timing Diagram



Figure 19. PIC Serial Interrupt Mode Input Timing Diagram

4.8 IEEE 1149.1 (JTAG) AC Timing Specifications

Table 15 provides the JTAG AC timing specifications for the MPC8245 while in the JTAG operating mode at recommended operating conditions (see Table 2) with $LV_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$. Timings are independent of the system clock (PCI_SYNC_IN).

Num	Characteristic	Min	Мах	Unit	Notes
	TCK frequency of operation	0	25	MHz	
1	TCK cycle time	40	—	ns	
2	TCK clock pulse width measured at 1.5 V	20	—	ns	
3	TCK rise and fall times	0	3	ns	
4	TRST setup time to TCK falling edge	10	—	ns	1
5	TRST assert time	10	—	ns	
6	Input data setup time	5	—	ns	2
7	Input data hold time	15	—	ns	2
8	TCK to output data valid	0	30	ns	3
9	TCK to output high impedance	0	30	ns	3
10	TMS, TDI data setup time	5	—	ns	

Table 15. JTAG AC Timing Specification (Independent of PCI_SYNC_IN)



Package Description

5.2 Pin Assignments and Package Dimensions

Figure 24 shows the top surface, side profile, and pinout of the MPC8245, 352 TBGA package.





2. All measurements are in millimeters (mm).





Package Description

Name	Pin Numbers	Туре	Power Supply	Output Driver Type	Notes
DQM[0:7]	AB1 AB2 K3 K2 AC1 AC2 K1 J1	Output	GV _{DD}	DRV_MEM_CTRL	6
CS[0:7]	Y4 AA3 AA4 AC4 M2 L2 M1 L1	Output	GV _{DD}	DRV_MEM_CTRL	6
FOE	H1	I/O	GV _{DD}	DRV_MEM_CTRL	3, 4
RCS0	N4	Output	GV _{DD}	DRV_MEM_CTRL	3, 4
RCS1	N2	Output	GV _{DD}	DRV_MEM_CTRL	
RCS2/TRIG_IN	AF20	I/O	OV _{DD}	6 ohms	10, 14
RCS3/TRIG_OUT	AC18	Output	GV _{DD}	DRV_MEM_CTRL	14
SDMA[1:0]	W1 W2	I/O	GV _{DD}	DRV_MEM_CTRL	3, 4, 6
SDMA[11:2]	N1 R1 R2 T1 T2 U4 U2 U1 V1 V3	Output	GV _{DD}	DRV_MEM_CTRL	6
DRDY	B20	Input	OV _{DD}	—	9, 10
SDMA12/SRESET	B16	I/O	GV _{DD}	DRV_MEM_CTRL	10, 14
SDMA13/TBEN	B14	I/O	GV _{DD}	DRV_MEM_CTRL	10, 14
SDMA14/ CHKSTOP_IN	D14	I/O	GV _{DD}	DRV_MEM_CTRL	10, 14
SDBA1	P1	Output	GV _{DD}	DRV_MEM_CTRL	
SDBA0	P2	Output	GV _{DD}	DRV_MEM_CTRL	
PAR[0:7]	AF3 AE3 G4 E2 AE4 AF4 D2 C2	I/O	GV _{DD}	DRV_STD_MEM	6
SDRAS	AD1	Output	GV _{DD}	DRV_MEM_CTRL	3
SDCAS	AD2	Output	GV _{DD}	DRV_MEM_CTRL	3
СКЕ	H2	Output	GV _{DD}	DRV_MEM_CTRL	3, 4
WE	AA1	Output	GV _{DD}	DRV_MEM_CTRL	
ĀS	Y1	Output	GV _{DD}	DRV_MEM_CTRL	3, 4
	PIC Co	ontrol Signals			
IRQ0/S_INT	C19	Input	OV _{DD}	_	
IRQ1/S_CLK	B21	I/O	OV _{DD}	DRV_PCI	
IRQ2/S_RST	AC22	I/O	OV _{DD}	DRV_PCI	
IRQ3/S_FRAME	AE24	I/O	OV _{DD}	DRV_PCI	
IRQ4/L_INT	A23	I/O	OV _{DD}	DRV_PCI	
	l ² C Co	ontrol Signals	1	L	<u>ı</u>
SDA	AE20	I/O	OV _{DD}	DRV_STD_MEM	10, 16
SCL	AF21	I/O	OV _{DD}	DRV_STD_MEM	10, 16

Table 16. MPC8245 Pinout Listing (continued)



Package Description

Table 16. MPC8245 Pinout Listing (continued)

Name	Pin Numbers	Туре	Power Supply	Output Driver Type	Notes
QACK/DA0	F2	Output	OV _{DD}	DRV_STD_MEM	4, 14, 25
CHKSTOP_IN/ SDMA14	D14	I/O	GV _{DD}	DRV_MEM_CTRL	10, 14
TRIG_IN/RCS2	AF20	I/O	OV _{DD}	_	10, 14
TRIG_OUT/RCS3	AC18	Output	GV _{DD}	DRV_MEM_CTRL	14
MAA[0:2]	AF2 AF1 AE1	Output	GV _{DD}	DRV_STD_MEM	3, 4, 6
MIV	A16	Output	OV _{DD}	—	24
PMAA[0:1]	AD18 AF18	Output	OV _{DD}	DRV_STD_MEM	3, 4, 6, 15
PMAA[2]	AE19	Output	OV _{DD}	DRV_STD_MEM	4, 6, 15
	Test/Con	figuration Signals	6		
PLL_CFG[0:4]/ DA[10:6]	A22 B19 A21 B18 B17	I/O	OV _{DD}	DRV_STD_MEM	6, 14, 20
TESTO	AD22	Input	OV _{DD}	_	1, 9
RTC	Y2	Input	GV _{DD}	_	11
тск	AF22	Input	OV _{DD}	_	9, 12
TDI	AF23	Input	OV _{DD}	—	9, 12
TDO	AC21	Output	OV _{DD}	_	24
TMS	AE22	Input	OV _{DD}	_	9, 12
TRST	AE23	Input	OV _{DD}	_	9, 12
	Power an	d Ground Signal	S		
GND	AA2 AA23 AC12 AC15 AC24 AC3 AC6 AC9 AD11 AD14 AD16 AD19 AD23 AD4 AE18 AE2 AE21 AE25 B2 B25 B6 B9 C11 C13 C16 C23 C4 C8 D12 D15 D18 D21 D24 D3 F25 F4 H24 J25 J4 L24 L3 M23 M4 N24 P3 R23 R4 T24 T3 V2 V23 W3	Ground	_		
LV _{DD}	AC20 AC23 D20 D23 G23 P23 Y23	Reference voltage 3.3 V, 5.0 V	LV _{DD}	_	
GV _{DD}	AB3 AB4 AC10 AC11 AC8 AD10 AD13 AD15 AD3 AD5 AD7 C10 C12 C3 C5 C7 D13 D5 D9 E3 G3 H4 K4 L4 N3 P4 R3 U3 V4 Y3	Power for memory drivers 3.3 V	GV _{DD}	_	
OV _{DD}	AB24 AD20 AD24 C14 C20 C24 E24 G24 J23 K24 M24 P24 T23 Y24	PCI/Stnd 3.3 V	OV _{DD}		



6 PLL Configurations

The internal PLLs are configured by the PLL_CFG[0:4] signals. For a given PCI_SYNC_IN (PCI bus) frequency, the PLL configuration signals set both the peripheral logic/memory bus PLL (VCO) frequency of operation for the PCI-to-memory frequency multiplying and the MPC603e CPU PLL (VCO) frequency of operation for memory-to-CPU frequency multiplying. The PLL configurations are shown in Table 17 and Table 18.

		2	266-MHz Part 9300-MHz Part 9Multipliers			300-MHz Part ⁹			oliers
Ref. No.	PLL_CFG [0:4] ^{10,13}	PCI Clock Input (PCI_ SYNC_IN) Range ¹ (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range ¹ (MHz)	Periph Logic/ MemBus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
0	00000 ¹²	25–35 ⁵	75–105	188–263	25–40 ^{5,7}	75–120	188–300	3 (2)	2.5 (2)
1	00001 ¹²	25–29 ⁵	75–88	225–264	25–33 ⁵	75–99	225–297	3 (2)	3 (2)
2	00010 ¹¹	50 ¹⁸ –59 ^{5,7}	50–59	225–266	50 ¹⁸ –66 ¹	50–66	225–297	1 (4)	4.5 (2)
3	00011 ^{11,14}	50 ¹⁷ –66 ¹	50–66	100–133	50 ¹⁷ –66 ¹	50–66	100–133	1 (Bypass)	2 (4)
4	00100 ¹²	25–46 ⁴	50–92	100–184	25–46 ⁴	50–92	100–184	2 (4)	2 (4)
6	00110 ¹⁵		Bypass			Bypass		Вур	ass
7 Rev B	00111 ¹⁴	60 ⁶ –66 ¹	60–66	180–198	60 ⁶ –66 ¹	60–66	180–198	1 (Bypass)	3 (2)
7 Rev D	00111 ¹⁴				Not av	ailable			
8	01000 ¹²	60 ⁶ –66 ¹	60–66	180–198	60 ⁶ –66 ¹	60–66	180–198	1 (4)	3 (2)
9	01001 ¹²	45 ⁶ –66 ¹	90–132	180–264	45 ⁶ –66 ¹	90–132	180–264	2 (2)	2 (2)
А	01010 ¹²	25–29 ⁵	50–58	225–261	25–33 ⁵	50–66	225–297	2 (4)	4.5 (2)
В	01011 ¹²	45 ³ –59 ⁵	68–88	204–264	45 ³ –66 ¹	68–99	204–297	1.5 (2)	3 (2)
С	01100 ¹²	36 ⁶ –46 ⁴	72–92	180–230	36 ⁶ –46 ⁴	72–92	180–230	2 (4)	2.5 (2)
D	01101 ¹²	45 ³ –50 ⁵	68–75	238–263	45 ³ –57 ⁵	68–85	238–298	1.5 (2)	3.5 (2)
E	01110 ¹²	30 ⁶ –44 ⁵	60–88	180–264	30 ⁶ –46 ⁴	60–92	180–276	2 (4)	3 (2)
F	01111 ¹²	25 ⁵	75	263	25–28 ⁵	75–85	263–298	3 (2)	3.5 (2)
10	10000 ¹²	30 ⁶ -44 ^{2,5}	90–132	180–264	30 ⁶ -44 ²	90–132	180–264	3 (2)	2 (2)
11	10001 ¹²	25–26 ^{5,7}	100–106	250–266	25–29 ²	100–116	250–290	4 (2)	2.5 (2)
12	10010 ¹²	60 ⁶ –66 ¹	90–99	180–198	60 ⁶ –66 ¹	90–99	180–198	1.5 (2)	2 (2)

F.I.I. 47 DII	O	(000 · · · · ·	000 BALL	D (-)
Iable 17. PLL	Configurations	(266- and	300-MHZ	Parts)



PLL Configurations

		333 MHz Part ⁹			35	50 MHz Part ⁹	Multipliers		
Ref	PLL_ CFG[0:4] ^{10,13}	PCI Clock Input (PCI_ SYNC_IN) Range ¹ (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range ¹ (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
2	00010 ¹¹	50 ¹⁸ –66 ¹	50–66	225–297	50 ¹⁸ –66 ¹	50–66	225–297	1 (4)	4.5 (2)
3	00011 ^{11,14}	50 ¹⁷ –66 ¹	50–66	100–133	50 ¹⁷ –66 ¹	50–66	100–133	1 (Bypass)	2 (4)
4	00100 ¹²	25–46 ⁴	50–92	100–184	25–46 ⁴	50–92	100–184	2 (4)	2 (4)
6	00110 ¹⁵		Bypass			Bypass		Вура	ass
7 Rev B	00111 ¹⁴	60 ⁶ –66 ¹	60–66	180–198	60 ⁶ –66 ¹	60–66	180–198	1 (Bypass)	3 (2)
7 Rev D	00111 ¹⁴	1	Not available		25	100	350	4(2)	3.5(2)
8	01000 ¹²	60 ⁶ –66 ¹	60–66	180–198	60 ⁶ –66 ¹	60–66	180–198	1 (4)	3 (2)
9	01001 ¹²	45 ⁶ –66 ¹	90–132	180–264	45 ⁶ –66 ¹	90–132	180–264	2 (2)	2 (2)
Α	01010 ¹²	25–37 ^{5,7}	50–74	225–333	25–38 ⁵	50–76	225–342	2 (4)	4.5 (2)
В	01011 ¹²	45 ³ –66 ¹	68–99	204–297	45 ³ –66 ¹	68–99	204–297	1.5 (2)	3 (2)
С	01100 ¹²	36 ⁶ -46 ⁴	72–92	180–230	36 ⁶ -46 ⁴	72–92	180–230	2 (4)	2.5 (2)
D	01101 ¹²	45 ³ -63 ^{5,7}	68–95	238–333	45 ³ –66 ¹	68–99	238–347	1.5 (2)	3.5 (2)
E	01110 ¹²	30 ⁶ -46 ⁴	60–92	180–276	30 ⁶ -46 ⁴	60–92	180–276	2 (4)	3 (2)
F	01111 ¹²	25–31 ⁵	75–93	263–326	25–33 ⁵	75–99	263–347	3 (2)	3.5 (2)
10	10000 ¹²	30 ⁶ -44 ²	90–132	180–264	30 ⁶ -44 ²	90–132	180–264	3 (2)	2 (2)
11	10001 ¹²	25–33 ^{2,16}	100–132	250–330	25–33 ^{2,16}	100–132	250–330	4 (2)	2.5 (2)
12	10010 ¹²	60 ⁶ –66 ¹	90–99	180–198	60 ⁶ –66 ¹	90–99	180–198	1.5 (2)	2 (2)
13	10011 ¹²	25–27 ⁵	100–108	300–324	25–29 ⁵	100–116	300–348	4 (2)	3 (2)
14	10100 ¹²	26 ⁶ –47 ⁴	52–94	182–329	26 ⁶ -47 ⁴	52–94	182–329	2 (4)	3.5 (2)
15	10101 ¹²	27 ³ –33 ⁵	68–83	272–332	27 ³ –34 ⁵	68–85	272–340	2.5 (2)	4 (2)
16	10110 ¹²	25–41 ⁵	50-82	200–328	25–43 ⁵	50–86	200–344	2 (4)	4 (2)
17	10111 ¹²	25–33 ²	100–132	200–264	25–33 ²	100–132	200–264	4 (2)	2 (2)
18	11000 ¹²	27 ³ –44 ⁵	68–110	204–330	27 ³ –46 ⁵	68–115	204–345	2.5 (2)	3 (2)
19	11001 ¹²	36 ⁶ –66 ¹	72–132	180–330	36 ⁶ –66 ¹	72–132	180–330	2 (2)	2.5 (2)
1A	11010 ¹²	50 ¹⁸ –66 ¹	50-66	200–264	50 ¹⁸ –66 ¹	50–66	200–264	1 (4)	4 (2)
1B	11011 ¹²	34 ³ –55 ⁵	68–110	204–330	34 ³ –58 ⁵	68–116	204–348	2 (2)	3 (2)
1C	11100 ¹²	44 ³ –66 ¹	66–99	198–297	44 ³ -66 ¹	66–99	198–297	1.5 (2)	3 (2)
1D	11101 ¹²	48 ⁶ –66 ¹	72–99	180–248	48 ⁶ –66 ¹	72–99	180–248	1.5 (2)	2.5(2)

Table 18. PLL Configurations (333- and 350-MHz Parts) (continued)



System Design

7 System Design

This section provides electrical and thermal design recommendations for successful application of the MPC8245.

7.1 PLL Power Supply Filtering

The AV_{DD} and AV_{DD}2 power signals on the MPC8245 provide power to the peripheral logic/memory bus PLL and the MPC603e processor PLL. To ensure stability of the internal clocks, the power supplied to the AV_{DD} and AV_{DD}2 input signals should be filtered of any noise in the 500-kHz to 10-MHz resonant frequency range of the PLLs. Two separate circuits similar to the one shown in Figure 25 using surface mount capacitors with minimum effective series inductance (ESL) is recommended for AV_{DD} and AV_{DD}2 power signal pins. Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), using multiple small capacitors of equal value is recommended over using multiple values.

Place the circuits as closely as possible to the respective input signal pins to minimize noise coupled from nearby circuits. Routing from the capacitors to the input signal pins should be as direct as possible with minimal inductance of vias.



Figure 25. PLL Power Supply Filter Circuit

7.2 Decoupling Recommendations

Due to its dynamic power management feature, large address and data buses, and high operating frequencies, the MPC8245 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8245 system, and the MPC8245 itself requires a clean, tightly regulated source of power. Therefore, place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pin. These decoupling capacitors should receive their power from dedicated power planes in the PCB, with short traces to minimize inductance. These capacitors should have a value of 0.1 µF. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0508 or 0603, oriented such that connections are made along the length of the part.

In addition, several bulk storage capacitors should be distributed around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors: 100–330 μ F (AVX TPS tantalum or Sanyo OSCON).



System Design

The following pins are reset configuration pins: GNT4/DA5, MDL[0], FOE, RCS0, CKE, AS, MCP, QACK/DA0, MAA[0:2], PMAA[0:2], SDMA[1:0], MDH[16:31], and PLL_CFG[0:4]/DA[10:15]. These pins are sampled during reset to configure the device. The PLL_CFG[0:4] signals are sampled a few clocks after the negation of HRST_CPU and HRST_CTRL.

Reset configuration pins should be tied to GND via $1-k\Omega$ pull-down resistors to ensure a logic 0 level is read into the configuration bits during reset if the default logic 1 level is not desired.

Any other unused active low input pins should be tied to a logic-one level through weak pull-up resistors $(2-10 \text{ k}\Omega)$ to the appropriate power supply listed in Table 16. Unused active high input pins should be tied to GND through weak pull-down resistors $(2-10 \text{ k}\Omega)$.

7.5 PCI Reference Voltage—LV_{DD}

The MPC8245 PCI reference voltage (LV_{DD}) pins should be connected to a 3.3 ± 0.3 V power supply if interfacing the MPC8245 into a 3.3-V PCI bus system. Similarly, the LV_{DD} pins should be connected to a $5.0 \text{ V} \pm 5\%$ power supply if interfacing the MPC8245 into a 5-V PCI bus system. For either reference voltage, the MPC8245 always performs 3.3-V signaling as described in the *PCI Local Bus Specification* (Rev. 2.2). The MPC8245 tolerates 5-V signals when interfaced into a 5-V PCI bus system.

7.6 MPC8245 Compatibility with MPC8240

The MPC8245 AC timing specifications are backward-compatible with those of the MPC8240, except for the requirements of item 11 in Table 10. Timing adjustments are needed as specified for T_{os} (SDRAM_SYNC_IN to *sys_logic_clk* offset) time requirements.

The MPC8245 does not support the SDRAM flow-through memory interface.

The nominal core V_{DD} power supply changes from 2.5 V on the MPC8240 to 1.8/2.0 V on the MPC8245. See Table 2.

For example, the MPC8245 PLL_CFG[0:4] setting 0x02 (0b00010) has a different PCI-to-Mem and Mem-to-CPU multiplier ratio than the same setting on the MPC8240, so it is not backward-compatible. See Table 17.

Most of the MPC8240 PLL_CFG[0:4] settings are subsets of the PCI_SYNC_IN input frequency range accepted by the MPC8245. However, the parts are not fully backward-compatible since the ranges of the two parts do not always match. Modes 0x8 and 0x18 of the MPC8245 are not compatible with settings 0x8 and 0x18 on the MPC8240. See Table 17 and Table 18.

Two reset configuration signals on the MPC8245 are not used as reset configuration signals on the MPC8240: SDMA0 and SDMA1.

The SDMA0 reset configuration pin selects between the MPC8245 DUART and the MPC8240 backward-compatible mode PCI_CLK[0:4] functionality on these multiplexed signals. The default state (logic 1) of SDMA0 selects the MPC8240 backward-compatible mode of PCI_CLK[0:4] functionality while a logic 0 state on the SDMA0 signal selects DUART functionality. In DUART mode, four of the five PCI clocks, PCI_CLK[0:3], are not available.

The SDMA1 reset configuration pin selects between MPC8245 extended ROM functionality and MPC8240 backward-compatible functionality on the multiplexed signals: TBEN, CHKSTOP_IN,



SRESET, TRIG_IN, and TRIG_OUT. The default state (logic 1) of SDMA1 selects the MPC8240 backward-compatible mode functionality, while a logic 0 state on the SDMA1 signal selects extended ROM functionality. In extended ROM mode, the TBEN, CHKSTOP_IN, SRESET, TRIG_IN, and TRIG_OUT functionalities are not available.

The driver names and pin capability of the MPC8245 and the MPC8240 differ slightly. Refer to the drive capability table (for the ODCR register at 0x73) in the *MPC8240 Integrated Processor Hardware Specifications* and Table 4.

The programmable PCI output valid and output hold feature controlled by bits in the power management configuration register 2 (PMCR2) <0x72> differs slightly in the MPC8245. For the MPC8240, three bits, PMCR2[6:4] = PCI_HOLD_DEL, are used to select 1 of 8 possible PCI output timing configurations. PMCR2[6:5] are software-controllable but are initially set by the reset configuration state of the MCP and CKE signals, respectively. Software can change PMCR2[4]. The default configuration for PMCR2[6:4] = 0b110 since the MCP and CKE signals have internal pull-up resistors, but this default configuration does not select 33- or 66-MHz PCI operation output timing parameters for the MPC8240. Software makes this selection. For the MPC8245, only two bits in the power management configuration register 2 (PMCR2), PMCR2[5:4] = PCI_HOLD_DEL, control the variable PCI output timing. PMCR2[5:4] are software controllable but are initially set by the inverted reset configuration state of the MCP and CKE signals, respectively. The default configuration for PMCR2[5:4] = 0b00 since the MCP and CKE signals have internal pull-up resistors and the values from these signals are inverted; this default configuration selects 66-MHz PCI operation output timing parameters. There are four programmable PCI output timing configurations on the MPC8245. See Table 11.

Voltage sequencing requirements for the MPC8245 are similar to those for the MPC8240, with two exceptions in the MPC8245. In the MPC8245, the non-PCI input voltages (V_{in}) must not be greater than GV_{DD} or OV_{DD} by more than 0.6 V at all times, including during power-on reset (see Caution 5 in Table 2). Second, LV_{DD} must not exceed OV_{DD} by more than 3.0 V at any time, including during power-on reset (see Caution 10 in Table 2); the allowable separation between LV_{DD} and OV_{DD} is 3.6 V for the MPC8240.

There is no LAV_{DD} input voltage supply signal on the MPC8245 since the SDRAM clock delay-locked loop (DLL) has power supplied internally. Signal D17 should be treated as a NC for the MPC8245. Application note AN2128 highlights the differences between the MPC8240 and the MPC8245.

7.7 JTAG Configuration Signals

Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification but is provided on all processors that implement the Power Architecture technology. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, more reliable power-on reset performance can be obtained if the TRST signal is asserted during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not practical.

The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG, with additional status monitoring signals. The COP port must independently assert HRESET or TRST to control the processor. If the target system has independent



System Design

reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 26 allows the COP port to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well. If the JTAG interface and COP header will not be used, TRST should be tied to HRESET through a 0- Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during power-on. Although Freescale recommends that the COP header be designed into the system as shown in Figure 26, if this is not possible, the isolation resistor will allow future access to TRST in the case where a JTAG interface may need to be wired onto the system in debug situations.

The COP interface has a standard header for connection to the target system based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). Typically, pin 14 is removed as a connector key.

There is no standardized way to number the COP header shown in Figure 26. Consequently, different emulator vendors number the pins differently. Some pins are numbered top-to-bottom and left-to-right while others use left-to-right then top-to-bottom and still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 26 is common to all known emulators.



Figure 28. Die Junction-to-Ambient Resistance

The board designer can choose between several types of heat sinks to place on the MPC8245. Several commercially-available heat sinks for the MPC8245 are provided by the following vendors:

Aavid Thermalloy 603-224-9988 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com Alpha Novatech 408-749-7601 473 Sapena Ct. #15 Santa Clara, CA 95054 Internet: www.alphanovatech.com International Electronic Research Corporation (IERC) 818-842-7277 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com Tyco Electronics 800-522-6752 Chip CoolersTM P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com



Document Revision History

Revision	Date	Substantive Change(s)		
2		Globally changed EPIC to PIC.		
	I	Section 1.4.1.4—Note 5: Changed register reference from 0x72 to 0x73.		
	I	Section 1.4.1.5—Table 5: Updated power dissipation numbers based on latest characterization data.		
	I	Section 1.4.2—Table 6: Updated table to show more thermal specifications.		
	I	Section 1.4.3—Table 7: Updated minimum memory bus value to 50 MHz.		
		Section 1.4.3.1—Changed equations for DLL locking range based on characterization data. Added updates and reference to AN2164 for note 6. Added table defining Tdp parameters. Labeled N value in Figures 5 through 8.		
	l	Section 1.4.3.2—Table 10: Changed bit definitions for tap points. Updated note on Tos and added reference to AN2164 for note 7. Updated Figure 9 to show significance of Tos.		
	I	Section 1.4.3.4—Added column for SDRAM_OLK @ 133 MHZ		
	I	Sections 1.5.1 and 1.5.2—Corrected packaging information to state TBGA packaging.		
	I	release of the document.		
	I	Section 1.6—Updated Note 10 of Tables 18 and 19.		
	I	Section 1.7.3—Changed sentence recommendation regarding decoupling capacitors.		
	I	Section 1.9—Updated format of tables in Ordering Information section.		
1 — Updated document template.		Updated document template.		
		Section 1.4.1.4—Changed the driver type names in Table 6 to match with the names used in the MPC8245 Reference Manual.		
		Section 1.5.3—Updated driver type names for signals in Table 16 to match with names used in the MPC8245 Integrated Processor Reference Manual.		
	I	Section 1.4.1.2—Updated Table 7 to refer to new PLL Tables for VCO limits.		
	I	Section 1.4.3.3—Added item 12e to Table 10 for SDRAM_SYNC_IN to Output Valid timing.		
	I	Section 1.5.1—Updated solder balls information to 62Sn/36PB/2Ag.		
		Section 1.6—Updated PLL Tables 17 and 18 and appropriate notes to reflect changes of VCO ranges for memory and CPU frequencies.		
	I	Section 1.7—Updated voltage sequencing requirements in Table 2 and removed Section 1.7.2.		
	I	Section 1.7.8—Updated TRST information and Figure 26.		
		New Section 1.7.2—Updated the range of I/O power consumption numbers for OV_{DD} and GV_{DD} to correct values as in Table 5. Updated fastest frequency combination to 66:100:350 MHz.		
	I	Section 1.7.9—Updated list for heat sink and thermal interface vendors.		
		Section 1.9—Changed format of Ordering Information section. Added tables to reflect part number specifications also available.		
	1	Added Sections 1.9.2 and 1.9.3.		
0.5		Corrected labels for Figures 5 through 8.		

Table 19. Revision History Table (continued)



Document Revision History

Revision	Date	Substantive Change(s)		
0.2 —		Changed core supply voltage to 2.0 ± 100 mV in Section 1.3. (Supply voltage of 1.8 ± 100 mV is no longer recommended.)		
		Changed rows 2, 5, and 6 of Table 2 to $2.0 \pm 100 \text{ mV}$ in the "Recommended Value" column.		
		Changed the power consumption numbers in Table 5 to reflect the power values for $V_{DD} = 2.0$ V. (Notes 2, 3, 4, and 5 of the table were also updated to reflect the new value of V_{DD} .)		
		Updated Table 9 for $V_{DD}/AV_{DD}/AV_{DD}2$ to 2.0 ± 100 mV.		
		Table 8: V _{DD} /AV _{DD} /AV _{DD} 2 was changed to 2.0 V for both CPU frequency offerings. Note 2 was updated by removing the "at reduced voltage" statement.		
		Table 10: Update maximum time of the rows 12a0 through 12a3.		
		Table 16: Fixed overbars for the active-low signals. Changed pin type information for V_{DD} , AV_{DD} , and AV_{DD} 2 to 2.0 V.		
		Changed Note 16 of Table 17 to a value of 2.0 V for V _{DD} /AV _{DD} /AV _{DD} 2.		
		Removed second sentence of the second paragraph in Section 1.7.2 because it referenced information about a 1.8-V design.		
		Removed reference to 1.8 V in third sentence of Section 1.7.7.		

Table 19. Revision History Table (continued)



Ordering Information

9 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 9.1, "Part Numbers Fully Addressed by This Document." Section 9.2, "Part Numbers Not Fully Addressed by This Document," lists the part numbers that do not fully conform to the specifications of this document. These special part numbers require an additional document called a hardware specifications addendum.

9.1 Part Numbers Fully Addressed by This Document

Table 20 provides the Freescale part numbering nomenclature for the MPC8245. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact a local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier that may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number. The revision level can be determined by reading the Revision ID register at address offset 0x08.

MPC	nnnn	L	XX	nnn	X	
Product Code	Part Identifier	Process Descriptor	Package ¹	Processor Frequency ² (MHz)	Revision Level	Processor Version Register Value
MPC	8245	L: 0° to 105°C	ZU = TBGA V V = Lead-free TBGA	266, 300 1.7 V to 2.1 V	D:1.4 Rev ID:0x14	0x80811014
		L: 0° to 105°C	ZU = TBGA V V = Lead-free TBGA	333, 350 1.9 V to 2.2 V		

Table 20. Part Numbering	Nomenclature
--------------------------	--------------

Notes:

1. See Section 5, "Package Description," for more information on available package types.

2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by a hardware specifications addendum may support other maximum core frequencies.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE 1149.1 is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. TUNDRA, the Tundra logo, Tsi107, and Silicon Behind the Network are all trademarks of Tundra Semiconductor Corporation. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2001–2007. All rights reserved.

Document Number: MPC8245EC Rev. 10 08/2007



