

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

•XF

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16ka102-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HSC
—	—	—	_	—	—	—	DC
bit 15							bit 8
R/W-0 HSC(1)	R/W-0 HSC(1)	R/W-0 HSC(1)	R-0 HSC	R/W-0 HSC	R/W-0 HSC	R/W-0 HSC	R/W-0 HSC

R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit						
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-9	Unimplemented: Read as '0'
bit 8	DC: ALU Half Carry/Borrow bit
	 1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred
	0 = No carry-out from the 4 th or 8 th low-order bit of the result has occurred
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	111 = CPU interrupt priority level is 7 (15); user interrupts disabled
	110 = CPU interrupt priority level is 5 (14) 101 = CPU Interrupt priority level is 5 (13)
	100 = CPU interrupt priority level is 4 (12)
	011 = CPU interrupt priority level is 3 (11)
	010 = CPU interrupt priority level is 2 (10)
	001 = CPU interrupt priority level is 1 (9)
	000 = CPU interrupt priority level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: ALU Negative bit
	1 = Result was negative
	0 = Result was non-negative (zero or positive)
bit 2	OV: ALU Overflow bit
	 1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation 0 = No overflow has occurred
bit 1	Z: ALU Zero bit
	 1 = An operation, which effects the Z bit, has set it at some time in the past 0 = The most recent operation, which effects the Z bit, has cleared it (i.e., a non-zero result)
bit 0	C: ALU Carry/Borrow bit
	1 = A carry-out from the Most Significant bit (MSb) of the result occurred
	0 = No carry-out from the Most Significant bit (MSb) of the result occurred
Note 1:	The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
2:	The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	—	—		—	—	_	—					I2C1 Recei	ve Register				0000
I2C1TRN	0202	_	_	_	_	_	_	_	_				I2C1 Trans	nit Register	-			OOFF
I2C1BRG	0204	_	—	_	_	_		_			I	2C1 Baud F	Rate Genera	ator Registe	r			0000
I2C1CON	0206	I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	-	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_	I2C1 Address Register 00						0000				
I2C1MSK	020C	—	—	_	—	—	_	AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in h.5adecimal.

TABLE 4-10: UART REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_		_				UART1 Tra	ansmit Regi	ster				0000
U1RXREG	0226	_	_	_	_	_		_	UART1 Receive Register						0000			
U1BRG	0228							Baud R	ate Genera	ator Prescaler	Register							0000
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_		_	UART2 Transmit Register 0							0000		
U2RXREG	0236	_	_	_	_	_		_	UART2 Receive Register 0							0000		
U2BRG	0238	Baud Rate Generator Prescaler 00							0000									

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	—	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	СКР	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248		SPI1 Transmit/Receive Buffer									0000						

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 8-22: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—		-	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•
001 = Interrupt is Priority 1
000 = Interrupt source is disabled

REGISTER 8-23: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CTMUIP2	CTMUIP1	CTMUIP0	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins

The PIC24F16KA102 family devices consist of two types of secondary oscillator:

- High-Power Secondary Oscillator
- Low-Power Secondary Oscillator

These can be selected by using the SOSCSEL (FOSC<5>) bit.

- · Fast Internal RC (FRC) Oscillator
 - 8 MHz FRC Oscillator
 - 500 kHz Lower Power FRC Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and 8 MHz FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, FcY. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 26.1 "Configuration Bits" for further details). The Primary Oscillator POSCMD<1:0> Configuration bits, (FOSC<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), select the oscillator source that is used at a POR. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations. The EC mode frequency range Configuration bits, POSCFREQ<1:0> (FOSC<4:3>), optimize power consumption when running in EC mode. The default configuration is "frequency range is greater than 8 MHz".

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (FOSC<7:6>) are used jointly to configure device clock switching and the FSCM. Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
8 MHz FRC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
500 MHz FRC Oscillator with Postscaler (LPFRCDIV)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
8 MHz FRC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
8 MHz FRC Oscillator (FRC)	Internal	11	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		_	_	—		—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	ROEN: Reference 1 = Reference 0 = Reference	ence Oscillator e oscillator is er e oscillator is di	Output Enable nabled on REF sabled	e bit O pin			
bit 14	Unimplemen	ted: Read as '0)'				
bit 12	1 = Reference 0 = Reference ROSEL: Refe 1 = Primary c 0 = System c	e oscillator cont e oscillator is di erence Oscillato oscillator is used clock is used as	inues to run in sabled in Slee r Source Sele d as the base the base cloc	p in Sleep p ct bit clock ⁽¹⁾ k; base clock re	flects any cloc	k switching of t	he device
bit 11-8	RODIV<3:0>: 1111 = Base 1110 = Base 1101 = Base 1100 = Base 1011 = Base 1010 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0101 = Base 0101 = Base 0011 = Base 0011 = Base 0011 = Base	Reference Osc clock value divi clock value divi	cillator Divisor ded by 32,768 ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 44 ded by 32 ded by 4 ded by 2	Select bits			
bit 7-0	Unimplemen	ted: Read as '0)'				

Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

REGISTE	R 10-2: DSV	VAKE: DEEP	SLEEP WAKE	-UP SOURC		(1)	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
_	—	—	—	—	—	_	DSINT0
bit 15				• •			bit 8
R/W-0, H	S U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS
DSFLT	—	—	DSWDT	DSRTCC	DSMCLR	_	DSPOR ^(2,3)
bit 7							bit 0
Legend:		HS = Hardwa	are Settable bit				
R = Reada	ible bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unl	known
bit 15-9	Unimpleme	nted: Read as	'0'				
bit 8	DSINT0: Inte	errupt-on-Chan	ge bit				
	1 = Interrupt	-on-change wa	s asserted during	g Deep Sleep			
	0 = Interrupt	-on-change wa	s not asserted di	uring Deep Slee	ер		
bit 7	DSFLT: Dee	p Sleep Fault E	Detected bit		- <i></i>		
	1 = A Fault	occurred during	g Deep Sleep, ar	id some Deep s	Sleep configura	ation settings	may have been
	0 = No Faul	t was detected	during Deep Sle	ер			
bit 6-5	Unimpleme	nted: Read as	'O'				
bit 4	DSWDT: De	ep Sleep Watcl	ndog Timer Time	-out bit			
	1 = The Dee	p Sleep Watch	dog Timer timed	out during Dee	p Sleep		
	0 = The Dee	p Sleep Watch	dog Timer did no	ot time out durin	ig Deep Sleep		
bit 3	DSRTCC: R	eal-Time Clock	and Calendar A	larm bit			
	1 = The Rea	Il-Time Clock a	nd Calendar trigg	pered an alarm	during Deep S	leep	
	0 = The Rea	II-Time Clock a	nd Calendar did	not trigger an a	larm during De	ep Sleep	
bit 2		ICLR Event bit		ute di di utia a De			
	1 = The MCI 0 = The MCI	<u>_R</u> pin was acti R pin was not	ve and was asse	ctive but not as	ep Sieep serted during l	Deen Sleen	
hit 1	Unimpleme	nted: Read as	'0'	stro, sur nor ac			
bit 0	DSPOR: Por	wer-on Reset F	vent bit(2,3)				
bit 0	1 = The Voo	supply POR ci	rcuit was active	and a POR eve	nt was detecte	d	
	0 = The VDD	supply POR ci	rcuit was not act	ive, or was acti	ve but did not	detect a POR	event
Note 1:	All register bits	are cleared who	en the DSCON<	DSEN> bit is se	et.		
2:	All register bits	are reset only i	n the case of a P	OR event outsi	ide Deep Sleer	o mode, exce	pt bit, DSPOR,
	which does not	reset on a POF	R event that is ca	used due to a l	Deep Sleep ex	it.	,

3: Unlike the other bits in this register, this bit can be set outside of Deep Sleep.

REGISTER	10-3: PIVI			E DISABLE RI	EGISTERT		
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
—	—	T3MD	T2MD	T1MD	—	—	—
bit 15							bit 8
[
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	U2MD	U1MD	—	SPI1MD	—	—	ADC1MD
bit 7							bit 0
Lonondi							
Legena:	la hit		L:+		a a meta al la ite una a	d aa (0)	
R = Readab		vv = vvritable	DIT	U = Unimplen	nented dit, rea	a as u	
-n = value a	IPUR	I = Bit is set			areo	x = Bit is unk	nown
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13	T3MD: Time	r3 Module Disa	ble bit				
	1 = Timer3 r	nodule is disabl	ed. All Timer3 r	egisters are held	d in Reset and	are not writab	le.
	0 = Timer3 r	nodule is enable	ed				
bit 12	T2MD: Time	r2 Module Disa	ble bit				
	1 = Timer2 r 0 = Timer2 r	nodule is disabl nodule is enable	ed. All Timer2 ro ed	egisters are held	d in Reset and	are not writab	le.
bit 11	T1MD: Time	r1 Module Disa	ble bit				
	1 = Timer1 r	nodule is disabl	ed. All Timer1 r	egisters are held	d in Reset and	are not writab	le.
	0 = Timer1 r	nodule is enable	ed				
bit 10-8	Unimpleme	nted: Read as '	0'				
bit 7	12C1MD: 120	C1 Module Disa	ble bit				
	1 = I2C1 mo 0 = I2C1 mo	dule is disabled dule is enabled	I. All I2C1 regist	ers are held in F	Reset and are	not writable.	
bit 6	U2MD: UAR	T2 Module Disa	able bit				
	1 = UART2 I	module is disab module is enabl	led. All UART2 ed	registers are he	ld in Reset and	d are not writa	ble.
bit 5	U1MD: UAR	T1 Module Disa	able bit				
	1 = UART1 I	module is disab	led. All UART1	registers are he	ld in Reset and	d are not writal	ble.
	0 = UART1 I	module is enabl	ed	U U			
bit 4	Unimpleme	nted: Read as '	0'				
bit 3	SPI1MD: SF	PI1 Module Disa	ble bit				
	1 = SPI1 mc 0 = SPI1 mc	dule is disabled dule is enabled	I. All SPI1 regis	ters are held in l	Reset and are	not writable.	
bit 2-1	Unimpleme	nted: Read as '	0'				
bit 0	ADC1MD: A	/D Module Disa	ble bit				
	1 = A/D mod 0 = A/D mod	lule is disabled. lule is enabled	All A/D register	s are held in Re	eset and are no	ot writable.	

REGISTER 10-6: PMD4: PERIPHERAL MODULE DISABLE REGISTER 4										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	—	—	—		—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
_	—		EEMD	REFOMD	CTMUMD	HLVDMD				
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			U = Unimplen	nented bit, rea	d as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15-5	Unimplemen	ted: Read as '	0'							
bit 4	EEMD: EEPF	ROM Memory N	lodule Disable b	it						
	1 = Disable E 0 = EEPROM	EPROM memore 1 memory is dis	ory Flash panel, abled	minimizing cur	rent consumpt	ion				
bit 3	REFOMD: R	eference Oscilla	ator Module Disa	able bit						
	1 = Reference	ce oscillator mo	dule is disabled.	All Reference	Oscillator regi	sters are held i	n Reset and			
	are not v	vritable								
h it 0										
DIT 2					in Deest and					
	1 = CTMU m 0 = CTMU m	odule is disable	d. All CTMU reg	isters are neid	In Reset and a	are not writable				
bit 1	HLVDMD: HL	VD Module Dis	able bit							
	1 = HLVD mo	dule is disable	d. All HLVD regis	sters are held i	n Reset and ar	re not writable.				
	0 = HLVD mo	dule is enabled	1							
bit 0	Unimplemen	ted: Read as '	0'							

To set up the SPI module for the Enhanced Buffer Master (EBM) mode of operation:

- 1. If using interrupts:
 - a) Clear the respective SPI1IF bit in the IFS0 register.
 - b) Set the respective SPI1IE bit in the IEC0 register.
 - c) Write the respective SPI1IPx bits in the IPC2 register.
- Write the desired settings to the SPI1CON1 and SPI1CON2 registers with the MSTEN bit (SPI1CON1<5>) = 1.
- 3. Clear the SPIROV bit (SPI1STAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPI1CON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPI1STAT<15>).
- 6. Write the data to be transmitted to the SPI1BUF register. Transmission (and reception) will start as soon as data is written to the SPI1BUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPI1BUF register.
- 2. If using interrupts:
 - a) Clear the respective SPI1IF bit in the IFS0 register.
 - b) Set the respective SPI1IE bit in the IEC0 register.
 - c) Write the respective SPI1IPx bits in the IPC2 register to set the interrupt priority.
- Write the desired settings to the SPI1CON1 and SPI1CON2 registers with the MSTEN bit (SPI1CON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SS1 pin.
- 6. Clear the SPIROV bit (SPI1STAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPI1CON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPI1STAT<15>).

FIGURE 16-2: SPI1 MODULE BLOCK DIAGRAM (ENHANCED BUFFER MODE)



REGISTER 17-3: I2C1MSK: I2C1 SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—		—	—	—	AMSK9	AMSK8
bit 15		-				-	bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address Bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match is not required in this position
 0 = Disable masking for bit x; bit match is required in this position

REGISTER 17-4: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	SMBUSDEL	OC1TRIS ^(2,3)	RTSECSEL1 ^(1,3)	RTSECSEL0 ^(1,3)	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	·'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4 SMBUSDEL: SMBus SDA Input Delay Select bit

1 = The I^2C module is configured for a longer SMBus input delay (nominal 300 ns delay)

0 = The 1²C module is configured for a legacy input delay (nominal 150 ns delay)

bit 0 Unimplemented: Read as '0'

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit needs to be set.

2: To enable the actual OC1 output, the OCPWM1 module has to be enabled.

3: Bits<3:1> are described in related chapters.

REGISTER 19-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7			•		•		bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-11	bit 15-11 Unimplemented: Read as '0'						
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits							

	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'				
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits				
	Contains a value from 0 to 5.				
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits				
	Contains a value from 0 to 9.				
bit 7	Unimplemented: Read as '0'				
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits				
	Contains a value from 0 to 5.				
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits				
	Contains a value from 0 to 9.				

© 2008-2011 Microchip Technology Inc.

22.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 10-Bit High-Speed A/D Converter, refer to the "PIC24F Family Reference Manual", Section 17. "10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- · Nine analog input pins
- External voltage reference input pins
- Internal band gap reference inputs
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- · Selectable Buffer Fill modes
- · Four result alignment options
- · Operation During CPU Sleep and Idle modes

On all PIC24F16KA102 family devices, the 10-bit A/D Converter has nine analog input pins, designated AN0 through AN5 and AN10 through AN12. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is displayed in Figure 22-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure port pins as analog inputs and/or select band gap reference inputs (AD1PCFG<15:13>, AD1PCFG<9:6>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.

REGISTER	R 26-4: FOSC		FOR CONFIG	JRATION REC	GISTER							
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1					
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0					
bit 7							bit 0					
Logond												
D - Doodok	hla hit		anabla bit		anted bit vege	L = = (0)						
R = Readad		P = Program			ented bit, read							
-n = Value a	at POR	'1' = Bit is se	et	'0' = Bit is clea	red	x = Bit is unkr	nown					
bit 7-6	FCKSM<1:0>	: Clock Switch	ing and Monitor	Selection Confi	guration bits							
	1x = Clock sw	itching is disa	bled, Fail-Safe (Clock Monitor is	disabled							
	01 = Clock sw	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled										
					enableu							
bit 5	SOSCSEL: Se	econdary Osc	illator Select bit									
	1 = Secondary oscillator is configured for high-power operation											
	0 = Secondary	oscillator is o		w-power operati	on							
bit 4-3	POSCFREQ<	1:0>: Primary	Oscillator Frequ	uency Range Co	onfiguration bit	S						
	11 = Primary o	11 = Primary oscillator/external clock input frequency is greater than 8 MHz										
	10 = Primary (10 = Primary oscillator/external clock input frequency is between 100 kHz and 8 MHz										
		d: do not use	mai clock input i	requency is less		Ź						
hit 2			Configuration bi	+								
DIL Z												
	⊥ = CLKU OUI	1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for										
	0 = CLKO out	out is disabled		LICO to be active		1.0> - 11 01 0	0)					
bit 1-0	POSCMD<1:0	>: Primary O	scillator Configu	ration bits								
	11 = Primary (Oscillator mod	le is disabled									
	10 = HS Oscil	lator mode is	selected									
	01 = XT Oscill	ator mode is	selected									
	00 = External	Clock mode is	s selected									

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

TABLE 29-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAC	TERISTICS		Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Typical ⁽¹⁾	Max	Units		Conditions	
Idle Current (IDLE): Core	Off, Clock o	n Base Curre	nt, PMD Bits are Set	t ⁽²⁾	
DC40		100		-40°C		
DC40a		100		+25°C		
DC40b	48	100	μA	+60°C	1.8V	
DC40c		100		+85°C		
DC40d		100		+125°C		0.5 MIPS,
DC40e		215		-40°C		Fosc = 1 MHz
DC40f		215		+25°C		
DC40g	106	215	μA	+60°C	3.3V	
DC40h		215		+85°C		
DC40i		450		+125°C		
DC42		200		-40°C		
DC42a		200		+25°C		
DC42b	94	200	μA	+60°C	1.8V	
DC42c		200		+85°C		
DC42d		300		+125°C		1 MIPS,
DC42e		395		-40°C		Fosc = 2 MHz
DC42f		395		+25°C		
DC42g	160	395	μA	+60°C	3.3V	
DC42h		395		+85°C		
DC42i		600		+125°C		
DC43		6.0		-40°C		
DC43a		6.0		+25°C		
DC43b	3.1	6.0	mA	+60°C	3.3V	TO MIPS,
DC43c		6.0		+85°C		1 030 - 52 10112
DC43d		6.0		+125°C		
DC44		0.74		-40°C		
DC44a		0.74		+25°C		
DC44b	0.56	0.74	mA	+60°C	1.8V	
DC44c		0.74		+85°C		
DC44d		0.74		+125°C		FRC (4 MIPS),
DC44e		1.50		-40°C		Fosc = 8 MHz
DC44f]	1.50]	+25°C]	
DC44g	0.95	1.50	mA	+60°C	3.3V	
DC44h]	1.50]	+85°C]	
DC44i		1.50		+125°C		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Operating Parameters:

Core is off

• EC mode with the clock input driven with a square wave rail-to-rail

• I/Os are configured as outputs, driven low

• MCLR - VDD

• WDT FSCM are disabled

• SRAM, program and data memory are active

• All PMD bits are set except for the modules being measured

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments
300	TRESP	Response Time ^{*(1)}	_	150	400	ns	
301	Тмс2оv	Comparator Mode Change to Output Valid [*]	—	—	10	μS	

TABLE 29-26: COMPARATOR TIMINGS

*

Parameters are characterized but not tested.

Note 1: Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 29-27: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time ⁽¹⁾			10	μS	

Note 1: Settling time is measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.

30.0 PACKAGING INFORMATION

30.1 Package Marking Information

20-Lead PDIP



28-Lead SPDIP



20-Lead SSOP



28-Lead SSOP



Example



Example



Example



Example



	Legend	: XXX Y YY WW NNN @3 *	Product-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be be carried over to the next line, thus limiting the characters for customer-specific information.		In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX		
Number of Pins	Ν	20				
Pitch	е	0.65 BSC				
Overall Height	А	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	6.90	7.20	7.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	_	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A