



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                     |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                   |
| Number of Logic Elements/Cells | 75264                                                                                                                                               |
| Total RAM Bits                 | 516096                                                                                                                                              |
| Number of I/O                  | 620                                                                                                                                                 |
| Number of Gates                | 3000000                                                                                                                                             |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                                       |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                                   |
| Package / Case                 | 896-BGA                                                                                                                                             |
| Supplier Device Package        | 896-FBGA (31x31)                                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/m1agle3000v5-fg896i">https://www.e-xfl.com/product-detail/microsemi/m1agle3000v5-fg896i</a> |

### ***Flash\*Freeze Technology***

The IGLOOe device has an ultra-low power static mode, called Flash\*Freeze mode, which retains all SRAM and register information and can still quickly return to normal operation. Flash\*Freeze technology enables the user to quickly (within 1  $\mu$ s) enter and exit Flash\*Freeze mode by activating the Flash\*Freeze pin while all power supplies are kept at their original values. In addition, I/Os and global I/Os can still be driven and can be toggling without impact on power consumption, clocks can still be driven or can be toggling without impact on power consumption, and the device retains all core registers, SRAM information, and states. I/O states are trista

**Specify I/O States During Programming**

Load from file... Save to file... ☐ Show BSR Details

| Port Name  | Macro Cell            | Pin Number | I/O State (Output Only) |
|------------|-----------------------|------------|-------------------------|
| BIST       | ADLIB:INBUF           | T2         | 1                       |
| BYPASS_IO  | ADLIB:INBUF           | K1         | 1                       |
| CLK        | ADLIB:INBUF           | B1         | 1                       |
| ENDOUT     | ADLIB:INBUF           | J16        | 1                       |
| LED        | ADLIB:OUTBUF          | M3         | 0                       |
| MONITOR[0] | ADLIB:OUTBUF          | B5         | 0                       |
| MONITOR[1] | ADLIB:OUTBUF          | C7         | Z                       |
| MONITOR[2] | ADLIB:OUTBUF          | D9         | Z                       |
| MONITOR[3] | ADLIB:OUTBUF          | D7         | Z                       |
| MONITOR[4] | ADLIB:OUTBUF          | A11        | Z                       |
| OEa        | ADLIB:INBUF           | E4         | Z                       |
| OEb        | ADLIB:INBUF           | F1         | Z                       |
| OSC_EN     | ADLIB:INBUF           | K3         | Z                       |
| PAD[10]    | ADLIB:BIBUF_LVCMOS33U | M8         | Z                       |
| PAD[11]    | ADLIB:BIBUF_LVCMOS33D | R7         | Z                       |
| PAD[12]    | ADLIB:BIBUF_LVCMOS33U | D11        | Z                       |
| PAD[13]    | ADLIB:BIBUF_LVCMOS33D | C12        | Z                       |
| PAD[14]    | ADLIB:BIBUF_LVCMOS33U | R6         | Z                       |

Help OK Cancel

**Figure 1-4 • I/O States During Programming Window**

- Click OK to return to the FlashPoint – Programming File Generator window.

**Note:** I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

## Calculating Power Dissipation

### Quiescent Supply Current

Quiescent supply current (IDD) calculation depends on multiple factors, including operating voltages (VCC, VCCI, and VJTAG), operating temperature, system clock frequency, and power modes usage. Microsemi recommends using the PowerCalculator and SmartPower software estimation tools to evaluate the projected static and active power based on the user design, power mode usage, operating voltage, and temperature.

**Table 2-8 • Power Supply State per Mode**

|                      | Power Supply Configurations |        |      |       |                 |
|----------------------|-----------------------------|--------|------|-------|-----------------|
| Modes/power supplies | VCC                         | VCCPLL | VCCI | VJTAG | VPUMP           |
| Flash*Freeze         | On                          | On     | On   | On    | On/off/floating |
| Sleep                | Off                         | Off    | On   | Off   | Off             |
| Shutdown             | Off                         | Off    | Off  | Off   | Off             |
| No Flash*Freeze      | On                          | On     | On   | On    | On/off/floating |

*Note:* Off: Power supply level = 0 V

**Table 2-9 • Quiescent Supply Current (IDD), IGLOOe Flash\*Freeze Mode\***

|                | Core Voltage | AGLE600 | AGLE3000 | Units |
|----------------|--------------|---------|----------|-------|
| Typical (25°C) | 1.2 V        | 34      | 95       | μA    |
|                | 1.5 V        | 72      | 310      | μA    |

*Note:* \*IDD includes VCC, VPUMP, VCCI, VCCPLL, and VMV currents. Values do not include I/O static contribution, which is shown in [Table 2-13 on page 2-9](#) and [Table 2-14 on page 2-10](#) (PDC6 and PDC7).

**Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOOe Sleep Mode\***

|                                                 | Core Voltage  | AGLE600 | AGLE3000 | Units |
|-------------------------------------------------|---------------|---------|----------|-------|
| VCCI/VJTAG = 1.2 V (per bank)<br>Typical (25°C) | 1.2 V         | 1.7     | 1.7      | μA    |
| VCCI/VJTAG = 1.5 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 1.8     | 1.8      | μA    |
| VCCI/VJTAG = 1.8 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 1.9     | 1.9      | μA    |
| VCCI/VJTAG = 2.5 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 2.2     | 2.2      | μA    |
| VCCI/VJTAG = 3.3 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 2.5     | 2.5      | μA    |

*Note:* \*IDD =  $N_{BANKS} \times ICCI$ . Values do not include I/O static contribution, which is shown in [Table 2-13 on page 2-9](#) and [Table 2-14 on page 2-10](#) (PDC6 and PDC7).

**Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOOe Shutdown Mode\***

|                | Core Voltage  | AGLE600 | AGLE3000 | Units |
|----------------|---------------|---------|----------|-------|
| Typical (25°C) | 1.2 V / 1.5 V | 0       | 0        | μA    |

**Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup>**

|                                      | C <sub>LOAD</sub><br>(pF) | V <sub>CCI</sub><br>(V) | Static Power<br>PDC7 (mW) <sup>2</sup> | Dynamic Power<br>PAC10 (μW/MHz) <sup>3</sup> |
|--------------------------------------|---------------------------|-------------------------|----------------------------------------|----------------------------------------------|
| <b>Single-Ended</b>                  |                           |                         |                                        |                                              |
| 3.3 V LVTTTL/LVCMOS                  | 5                         | 3.3                     | –                                      | 148.00                                       |
| 3.3 V LVCMOS Wide Range <sup>4</sup> | 5                         | 3.3                     | –                                      | 148.00                                       |
| 2.5 V LVCMOS                         | 5                         | 2.5                     | –                                      | 83.23                                        |
| 1.8 V LVCMOS                         | 5                         | 1.8                     | –                                      | 54.58                                        |
| 1.5 V LVCMOS (JESD8-11)              | 5                         | 1.5                     | –                                      | 37.05                                        |
| 1.2 V LVCMOS (JESD8-11)              | 5                         | 1.2                     | –                                      | 17.94                                        |
| 1.2 V LVCMOS (JESD8-11) – Wide Range |                           |                         |                                        | 17.94                                        |
| 3.3 V PCI                            | 10                        | 3.3                     | –                                      | 204.61                                       |
| 3.3 V PCI-X                          | 10                        | 3.3                     | –                                      | 204.61                                       |
| <b>Voltage-Referenced</b>            |                           |                         |                                        |                                              |
| 3.3 V GTL                            | 10                        | 3.3                     | –                                      | 24.08                                        |
| 2.5 V GTL                            | 10                        | 2.5                     | –                                      | 13.52                                        |
| 3.3 V GTL+                           | 10                        | 3.3                     | –                                      | 24.10                                        |
| 2.5 V GTL+                           | 10                        | 2.5                     | –                                      | 13.54                                        |
| HSTL (I)                             | 20                        | 1.5                     | 7.08                                   | 26.22                                        |
| HSTL (II)                            | 20                        | 1.5                     | 13.88                                  | 27.18                                        |
| SSTL2 (I)                            | 30                        | 2.5                     | 16.69                                  | 105.56                                       |
| SSTL2 (II)                           | 30                        | 2.5                     | 25.91                                  | 116.60                                       |
| SSTL3 (I)                            | 30                        | 3.3                     | 26.02                                  | 114.67                                       |
| SSTL3 (II)                           | 30                        | 3.3                     | 42.21                                  | 131.69                                       |
| <b>Differential</b>                  |                           |                         |                                        |                                              |
| LVDS                                 | –                         | 2.5                     | 7.70                                   | 89.62                                        |
| LVPECL                               | –                         | 3.3                     | 19.42                                  | 167.86                                       |

**Notes:**

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC7 is the static power (where applicable) measured on V<sub>CCI</sub>.
3. PAC10 is the total dynamic power measured on V<sub>CCI</sub>.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.

**Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels (continued)**  
**Applicable to Commercial and Industrial Conditions**

| I/O Standard | Drive Strength     | Equivalent Software Default Drive Strength <sup>2</sup> | Slew Rate | VIL    |            | VIH        |        | VOL    | VOH         | IOL <sup>1</sup> | IOH <sup>1</sup> |
|--------------|--------------------|---------------------------------------------------------|-----------|--------|------------|------------|--------|--------|-------------|------------------|------------------|
|              |                    |                                                         |           | Min. V | Max. V     | Min. V     | Max. V | Max. V | Min. V      | mA               | mA               |
| HSTL (II)    | 15 mA <sup>5</sup> | 15 mA <sup>5</sup>                                      | High      | -0.3   | VREF - 0.1 | VREF + 0.1 | 3.6    | 0.4    | VCCI - 0.4  | 15               | 15               |
| SSTL2 (I)    | 15 mA              | 15 mA                                                   | High      | -0.3   | VREF - 0.2 | VREF + 0.2 | 3.6    | 0.54   | VCCI - 0.62 | 15               | 15               |
| SSTL2 (II)   | 18 mA              | 18 mA                                                   | High      | -0.3   | VREF - 0.2 | VREF + 0.2 | 3.6    | 0.35   | VCCI - 0.43 | 18               | 18               |
| SSTL3 (I)    | 14 mA              | 14 mA                                                   | High      | -0.3   | VREF - 0.2 | VREF + 0.2 | 3.6    | 0.7    | VCCI - 1.1  | 14               | 14               |
| SSTL3 (II)   | 21 mA              | 21 mA                                                   | High      | -0.3   | VREF - 0.2 | VREF + 0.2 | 3.6    | 0.5    | VCCI - 0.9  | 21               | 21               |

**Notes:**

1. Currents are measured at 85°C junction temperature.
2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-12 specification.
4. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
5. Output drive strength is below JEDEC specification.
6. Output Slew Rates can be extracted from IBIS Models, <http://www.microsemi.com/soc/download/ibis/default.aspx>.

**Table 2-28 • I/O Output Buffer Maximum Resistances<sup>1</sup> (continued)**

| Standard        | Drive Strength              | $R_{PULL-DOWN} (\Omega)^2$ | $R_{PULL-UP} (\Omega)^3$ |
|-----------------|-----------------------------|----------------------------|--------------------------|
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 25                         | 75                       |
| 3.3 V GTL       | 20 mA <sup>5</sup>          | 11                         | —                        |
| 2.5 V GTL       | 20 mA <sup>5</sup>          | 14                         | —                        |
| 3.3 V GTL+      | 35 mA                       | 12                         | —                        |
| 2.5 V GTL+      | 33 mA                       | 15                         | —                        |
| HSTL (I)        | 8 mA                        | 50                         | 50                       |
| HSTL (II)       | 15 mA                       | 25                         | 25                       |
| SSTL2 (I)       | 15 mA                       | 27                         | 31                       |
| SSTL2 (II)      | 18 mA                       | 13                         | 15                       |
| SSTL3 (I)       | 14 mA                       | 44                         | 69                       |
| SSTL3 (II)      | 21 mA                       | 18                         | 32                       |

**Notes:**

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website at <http://www.microsemi.com/soc/techdocs/models/ibis.html>.
2.  $R_{(PULL-DOWN-MAX)} = (VOL_{spec}) / IOL_{spec}$
3.  $R_{(PULL-UP-MAX)} = (VCCI_{max} - VOH_{spec}) / IOH_{spec}$
4. Applicable to IGLOOe V2 devices operating in the 1.2 V core range ONLY.
5. Output drive strength is below JEDEC specification.

**Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances  
Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values**

| VCCI                    | $R_{(WEAK PULL-UP)}^1$<br>( $\Omega$ ) |         | $R_{(WEAK PULL-DOWN)}^2$<br>( $\Omega$ ) |         |
|-------------------------|----------------------------------------|---------|------------------------------------------|---------|
|                         | Minimum                                | Maximum | Minimum                                  | Maximum |
| 3.3 V                   | 10 k                                   | 45 k    | 10 k                                     | 45 k    |
| 3.3 V (wide range I/Os) | 10 k                                   | 45 k    | 10 k                                     | 45 k    |
| 2.5 V                   | 11 k                                   | 55 k    | 12 k                                     | 74 k    |
| 1.8 V                   | 18 k                                   | 70 k    | 17 k                                     | 110 k   |
| 1.5 V                   | 19 k                                   | 90 k    | 19 k                                     | 140 k   |
| 1.2 V                   | 25 k                                   | 110 k   | 25 k                                     | 150 k   |
| 1.2 V (wide range I/Os) | 19 k                                   | 110 k   | 19 k                                     | 150 k   |

**Notes:**

1.  $R_{(WEAK PULL-UP-MAX)} = (VCCI_{max} - VOH_{spec}) / I_{(WEAK PULL-UP-MIN)}$
2.  $R_{(WEAK PULL-DOWN-MAX)} = (VOL_{spec}) / I_{(WEAK PULL-DOWN-MIN)}$

## Timing Characteristics

### 1.5 V DC Core Voltage

**Table 2-42 • 3.3 V LVC MOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage**  
Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 0.97       | 7.26     | 0.18      | 1.42     | 1.84      | 0.66       | 7.28     | 5.78     | 3.18     | 2.93     | 10.88     | 9.38      | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 0.97       | 5.94     | 0.18      | 1.42     | 1.84      | 0.66       | 5.96     | 4.96     | 3.59     | 3.69     | 9.56      | 8.56      | ns    |
| 100 $\mu\text{A}$ | 12 mA                                                          | Std.        | 0.97       | 5.00     | 0.18      | 1.42     | 1.84      | 0.66       | 5.02     | 4.34     | 3.86     | 4.16     | 8.62      | 7.94      | ns    |
| 100 $\mu\text{A}$ | 16 mA                                                          | Std.        | 0.97       | 4.73     | 0.18      | 1.42     | 1.84      | 0.66       | 4.75     | 4.21     | 3.92     | 4.29     | 8.35      | 7.81      | ns    |
| 100 $\mu\text{A}$ | 24 mA                                                          | Std.        | 0.97       | 4.59     | 0.18      | 1.42     | 1.84      | 0.66       | 4.61     | 4.23     | 3.99     | 4.78     | 8.21      | 7.82      | ns    |

**Notes:**

1. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-43 • 3.3 V LVC MOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage**  
Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 0.97       | 4.10     | 0.18      | 1.42     | 1.84      | 0.66       | 4.12     | 3.17     | 3.18     | 3.11     | 7.71      | 6.77      | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 0.97       | 3.37     | 0.18      | 1.42     | 1.84      | 0.66       | 3.39     | 2.57     | 3.59     | 3.87     | 6.99      | 6.16      | ns    |
| 100 $\mu\text{A}$ | 12 mA                                                          | Std.        | 0.97       | 2.96     | 0.18      | 1.42     | 1.84      | 0.66       | 2.98     | 2.28     | 3.86     | 4.36     | 6.58      | 5.87      | ns    |
| 100 $\mu\text{A}$ | 16 mA                                                          | Std.        | 0.97       | 2.90     | 0.18      | 1.42     | 1.84      | 0.66       | 2.92     | 2.22     | 3.93     | 4.49     | 6.51      | 5.82      | ns    |
| 100 $\mu\text{A}$ | 24 mA                                                          | Std.        | 0.97       | 2.92     | 0.18      | 1.42     | 1.84      | 0.66       | 2.94     | 2.15     | 4.00     | 4.99     | 6.54      | 5.75      | ns    |

**Notes:**

1. The minimum drive strength for any or LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.
3. Software default selection highlighted in gray.

## Timing Characteristics

### 1.5 V DC Core Voltage

**Table 2-54 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 0.97       | 7.33     | 0.18      | 1.27     | 1.59      | 0.66       | 7.47     | 6.18     | 2.34     | 1.18     | 11.07     | 9.77      | ns    |
| 4 mA           | Std.        | 0.97       | 6.07     | 0.18      | 1.27     | 1.59      | 0.66       | 6.20     | 5.25     | 2.69     | 2.42     | 9.79      | 8.84      | ns    |
| 6 mA           | Std.        | 0.97       | 5.18     | 0.18      | 1.27     | 1.59      | 0.66       | 5.29     | 4.61     | 2.93     | 2.88     | 8.88      | 8.21      | ns    |
| 8 mA           | Std.        | 0.97       | 4.88     | 0.18      | 1.27     | 1.59      | 0.66       | 4.98     | 4.48     | 2.99     | 3.01     | 8.58      | 8.08      | ns    |
| 12 mA          | Std.        | 0.97       | 4.80     | 0.18      | 1.27     | 1.59      | 0.66       | 4.89     | 4.49     | 3.07     | 3.47     | 8.49      | 8.09      | ns    |
| 16 mA          | Std.        | 0.97       | 4.80     | 0.18      | 1.27     | 1.59      | 0.66       | 4.89     | 4.49     | 3.07     | 3.47     | 8.49      | 8.09      | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-55 • 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 0.97       | 3.43     | 0.18      | 1.27     | 1.59      | 0.66       | 3.51     | 3.39     | 2.33     | 1.19     | 7.10      | 6.98      | ns    |
| 4 mA           | Std.        | 0.97       | 2.83     | 0.18      | 1.27     | 1.59      | 0.66       | 2.89     | 2.59     | 2.69     | 2.49     | 6.48      | 6.18      | ns    |
| 6 mA           | Std.        | 0.97       | 2.45     | 0.18      | 1.27     | 1.59      | 0.66       | 2.51     | 2.19     | 2.93     | 2.95     | 6.10      | 5.79      | ns    |
| 8 mA           | Std.        | 0.97       | 2.38     | 0.18      | 1.27     | 1.59      | 0.66       | 2.43     | 2.12     | 2.98     | 3.08     | 6.03      | 5.71      | ns    |
| 12 mA          | Std.        | 0.97       | 2.37     | 0.18      | 1.27     | 1.59      | 0.66       | 2.42     | 2.03     | 3.07     | 3.57     | 6.02      | 5.62      | ns    |
| 16 mA          | Std.        | 0.97       | 2.37     | 0.18      | 1.27     | 1.59      | 0.66       | 2.42     | 2.03     | 3.07     | 3.57     | 6.02      | 5.62      | ns    |

*Notes:*

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

## HSTL Class I


High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). IGLOOe devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

**Table 2-89 • Minimum and Maximum DC Input and Output Levels**

| HSTL Class I   | VIL    |            | VIH        |        | VOL    | VOH        | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|------------|------------|--------|--------|------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V     | Min. V     | Max. V | Max. V | Min. V     | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 8 mA           | -0.3   | VREF - 0.1 | VREF + 0.1 | 3.6    | 0.4    | VCCI - 0.4 | 8   | 8   | 32                   | 39                   | 10               | 10               |

**Notes:**

1. IIL is the input leakage current per I/O pin over recommended operating conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.



**Figure 2-17 • AC Loading**

**Table 2-90 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF - 0.1    | VREF + 0.1     | 0.75                 | 0.75            | 0.75           | 20                     |

**Note:** \*Measuring point = Vtrip. See Table 2-23 on page 2-23 for a complete table of trip points.

## Timing Characteristics

### 1.5 V DC Core Voltage

**Table 2-91 • HSTL Class I – Applies to 1.5 V DC Core Voltage**  
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,  
Worst-Case VCCI = 1.4 V VREF = 0.75 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 0.98              | 2.74            | 0.19             | 1.77            | 0.67              | 2.79            | 2.73            |                 |                 | 6.42             | 6.36             | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.2 V DC Core Voltage

**Table 2-92 • HSTL Class I – Applies to 1.2 V DC Core Voltage**  
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V,  
Worst-Case VCCI = 1.4 V VREF = 0.75 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 1.55              | 3.10            | 0.26             | 1.94            | 1.10              | 3.12            | 3.10            |                 |                 | 8.93             | 8.91             | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

## HSTL Class II


High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). IGLOOe devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

**Table 2-93 • Minimum and Maximum DC Input and Output Levels**

| HSTL Class II      | VIL    |            | VIH        |        | VOL    | VOH        | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|--------------------|--------|------------|------------|--------|--------|------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength     | Min. V | Max. V     | Min. V     | Max. V | Max. V | Min. V     | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 15 mA <sup>5</sup> | −0.3   | VREF − 0.1 | VREF + 0.1 | 3.6    | 0.4    | VCCI − 0.4 | 15  | 15  | 66                   | 55                   | 10               | 10               |

**Notes:**

1. IIL is the input leakage current per I/O pin over recommended operating conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Output drive strength is below JEDEC specification.



**Figure 2-18 • AC Loading**

**Table 2-94 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF − 0.1    | VREF + 0.1     | 0.75                 | 0.75            | 0.75           | 20                     |

**Note:** \*Measuring point = Vtrip. See Table 2-23 on page 2-23 for a complete table of trip points.

## Timing Characteristics

### 1.5 V DC Core Voltage

**Table 2-95 • HSTL Class II – Applies to 1.5 V DC Core Voltage**  
Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V,  
Worst-Case VCCI = 1.4 V VREF = 0.75 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 0.98              | 2.62            | 0.19             | 1.77            | 0.67              | 2.66            | 2.40            |                 |                 | 6.29             | 6.03             | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.2 V DC Core Voltage

**Table 2-96 • HSTL Class II – Applies to 1.2 V DC Core Voltage**  
Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V,  
Worst-Case VCCI = 1.4 V VREF = 0.75 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 1.55              | 2.93            | 0.26             | 1.94            | 1.10              | 2.98            | 2.75            |                 |                 | 8.79             | 8.55             | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

**Table 2-113 • Minimum and Maximum DC Input and Output Levels**

| DC Parameter       | Description                 | Min.  | Typ.  | Max.  | Units |
|--------------------|-----------------------------|-------|-------|-------|-------|
| VCCI               | Supply Voltage              | 2.375 | 2.5   | 2.625 | V     |
| VOL                | Output Low Voltage          | 0.9   | 1.075 | 1.25  | V     |
| VOH                | Output High Voltage         | 1.25  | 1.425 | 1.6   | V     |
| IOL <sup>1</sup>   | Output Lower Current        | 0.65  | 0.91  | 1.16  | mA    |
| IOH <sup>1</sup>   | Output High Current         | 0.65  | 0.91  | 1.16  | mA    |
| VI                 | Input Voltage               | 0     |       | 2.925 | V     |
| IIH <sup>2,3</sup> | Input High Leakage Current  |       |       | 10    | μA    |
| IIL <sup>2,4</sup> | Input Low Leakage Current   |       |       | 10    | μA    |
| VODIFF             | Differential Output Voltage | 250   | 350   | 450   | mV    |
| VOCM               | Output Common Mode Voltage  | 1.125 | 1.25  | 1.375 | V     |
| VICM               | Input Common Mode Voltage   | 0.05  | 1.25  | 2.35  | V     |
| VIDIFF             | Input Differential Voltage  | 100   | 350   |       | mV    |

**Notes:**

1. IOL/IOH is defined by VODIFF/(resistor network).
2. Currents are measured at 85°C junction temperature.
3. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges.
4. IIL is the input leakage current per I/O pin over recommended operating conditions where  $-0.3 \text{ V} < V_{IN} < V_{IL}$ .

**Table 2-114 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) |
|---------------|----------------|----------------------|-----------------|
| 1.075         | 1.325          | Cross point          | –               |

**Note:** \*Measuring point =  $V_{trip}$ . See Table 2-23 on page 2-23 for a complete table of trip points.

## Timing Characteristics

### 1.5 V DC Core Voltage

**Table 2-115 • LVDS – Applies to 1.5 V DC Core Voltage**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | Units |
|-------------|------------|----------|-----------|----------|-------|
| Std.        | 0.98       | 1.77     | 0.19      | 1.62     | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.2 V DC Core Voltage

**Table 2-116 • LVDS – Applies to 1.2 V DC Core Voltage**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

| Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | Units |
|-------------|------------|----------|-----------|----------|-------|
| Std.        | 1.55       | 2.19     | 0.26      | 1.88     | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

### 1.2 V DC Core Voltage

**Table 2-128 • Output Enable Register Propagation Delays**  
 Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$

| Parameter      | Description                                                            | Std. | Units |
|----------------|------------------------------------------------------------------------|------|-------|
| $t_{OECLKQ}$   | Clock-to-Q of the Output Enable Register                               | 1.10 | ns    |
| $t_{OESUD}$    | Data Setup Time for the Output Enable Register                         | 1.15 | ns    |
| $t_{OEHD}$     | Data Hold Time for the Output Enable Register                          | 0.00 | ns    |
| $t_{OESUE}$    | Enable Setup Time for the Output Enable Register                       | 1.22 | ns    |
| $t_{OEHE}$     | Enable Hold Time for the Output Enable Register                        | 0.00 | ns    |
| $t_{OECLR2Q}$  | Asynchronous Clear-to-Q of the Output Enable Register                  | 1.65 | ns    |
| $t_{OEPRE2Q}$  | Asynchronous Preset-to-Q of the Output Enable Register                 | 1.65 | ns    |
| $t_{OEREMCLR}$ | Asynchronous Clear Removal Time for the Output Enable Register         | 0.00 | ns    |
| $t_{OERECCLR}$ | Asynchronous Clear Recovery Time for the Output Enable Register        | 0.24 | ns    |
| $t_{OEREMPRE}$ | Asynchronous Preset Removal Time for the Output Enable Register        | 0.00 | ns    |
| $t_{OERECPRE}$ | Asynchronous Preset Recovery Time for the Output Enable Register       | 0.24 | ns    |
| $t_{OEWCCLR}$  | Asynchronous Clear Minimum Pulse Width for the Output Enable Register  | 0.19 | ns    |
| $t_{OEWPRES}$  | Asynchronous Preset Minimum Pulse Width for the Output Enable Register | 0.19 | ns    |
| $t_{OECKMPWH}$ | Clock Minimum Pulse Width HIGH for the Output Enable Register          | 0.31 | ns    |
| $t_{OECKMPWL}$ | Clock Minimum Pulse Width LOW for the Output Enable Register           | 0.28 | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

## 1.2 V DC Core Voltage

**Table 2-138 • Register Delays**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$

| Parameter    | Description                                                   | Std. | Units |
|--------------|---------------------------------------------------------------|------|-------|
| $t_{CLKQ}$   | Clock-to-Q of the Core Register                               | 1.61 | ns    |
| $t_{SUD}$    | Data Setup Time for the Core Register                         | 1.17 | ns    |
| $t_{HD}$     | Data Hold Time for the Core Register                          | 0.00 | ns    |
| $t_{SUE}$    | Enable Setup Time for the Core Register                       | 1.29 | ns    |
| $t_{HE}$     | Enable Hold Time for the Core Register                        | 0.00 | ns    |
| $t_{CLR2Q}$  | Asynchronous Clear-to-Q of the Core Register                  | 0.87 | ns    |
| $t_{PRE2Q}$  | Asynchronous Preset-to-Q of the Core Register                 | 0.89 | ns    |
| $t_{REMCLR}$ | Asynchronous Clear Removal Time for the Core Register         | 0.00 | ns    |
| $t_{RECCLR}$ | Asynchronous Clear Recovery Time for the Core Register        | 0.24 | ns    |
| $t_{REMPRE}$ | Asynchronous Preset Removal Time for the Core Register        | 0.00 | ns    |
| $t_{RECPRE}$ | Asynchronous Preset Recovery Time for the Core Register       | 0.24 | ns    |
| $t_{WCLR}$   | Asynchronous Clear Minimum Pulse Width for the Core Register  | 0.46 | ns    |
| $t_{WPRE}$   | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.46 | ns    |
| $t_{CKMPWH}$ | Clock Minimum Pulse Width HIGH for the Core Register          | 0.95 | ns    |
| $t_{CKMPWL}$ | Clock Minimum Pulse Width LOW for the Core Register           | 0.95 | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

## Clock Conditioning Circuits

### CCC Electrical Specifications


#### Timing Characteristics

**Table 2-143 • IGLOOe CCC/PLL Specification**  
For IGLOOe V2 or V5 Devices, 1.5 V DC Core Supply Voltage


| Parameter                                                      | Min.                           | Typ.             | Max.                   | Units |
|----------------------------------------------------------------|--------------------------------|------------------|------------------------|-------|
| Clock Conditioning Circuitry Input Frequency $f_{IN\_CCC}$     | 1.5                            |                  | 250                    | MHz   |
| Clock Conditioning Circuitry Output Frequency $f_{OUT\_CCC}$   | 0.75                           |                  | 250                    | MHz   |
| Serial Clock (SCLK) for Dynamic PLL <sup>1</sup>               |                                |                  | 100                    | MHz   |
| Delay Increments in Programmable Delay Blocks <sup>2, 3</sup>  |                                | 360 <sup>4</sup> |                        | ps    |
| Number of Programmable Values in Each Programmable Delay Block |                                |                  | 32                     | ns    |
| Input Cycle-to-Cycle Jitter (peak magnitude)                   |                                |                  | 1                      |       |
| CCC Output Peak-to-Peak Period Jitter $F_{CCC\_OUT}$           | Max Peak-to-Peak Period Jitter |                  |                        |       |
|                                                                | 1 Global Network Used          | External FB Used | 3 Global Networks Used |       |
| 0.75 MHz to 24 MHz                                             | 0.50%                          | 0.75%            | 0.70%                  |       |
| 24 MHz to 100 MHz                                              | 1.00%                          | 1.50%            | 1.20%                  |       |
| 100 MHz to 250 MHz                                             | 2.50%                          | 3.75%            | 2.75%                  |       |
| Acquisition Time                                               |                                |                  |                        |       |
| LockControl = 0                                                |                                |                  | 300                    | μs    |
| LockControl = 1                                                |                                |                  | 6.0                    | ms    |
| Tracking Jitter <sup>5</sup>                                   |                                |                  |                        |       |
| LockControl = 0                                                |                                |                  | 2.5                    | ns    |
| LockControl = 1                                                |                                |                  | 1.5                    | ns    |
| Output Duty Cycle                                              | 48.5                           |                  | 51.5                   | %     |
| Delay Range in Block: Programmable Delay 1 <sup>2, 3, 6</sup>  | 1.25                           |                  | 15.65                  | ns    |
| Delay Range in Block: Programmable Delay 2 <sup>2, 3, 6</sup>  | 0.469                          |                  | 15.65                  | ns    |
| Delay Range in Block: Fixed Delay <sup>2, 3</sup>              |                                | 3.5              |                        | ns    |

#### Notes:


1. Maximum value obtained for a Std. speed grade device in Worst Case Commercial Conditions. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.
2. This delay is a function of voltage and temperature. See [Table 2-6 on page 2-6](#) and [Table 2-7 on page 2-6](#) for deratings.
3.  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 1.5\text{ V}$
4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
6. For definitions of Type 1 and Type 2, refer to the PLL Block Diagram in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter of the [IGLOOe FPGA Fabric User's Guide](#).



**Figure 2-52 • FIFO FULL Flag and AFULL Flag Assertion**



**Figure 2-53 • FIFO EMPTY Flag and AEMPTY Flag Deassertion**



**Figure 2-54 • FIFO FULL Flag and AFULL Flag Deassertion**

## Related Documents

### User's Guides

*IGLOOe FPGA Fabric User's Guide*

[http://www.microsemi.com/soc/documents/IGLOOe\\_UG.pdf](http://www.microsemi.com/soc/documents/IGLOOe_UG.pdf)

### Packaging Documents

The following documents provide packaging information and device selection for low power flash devices.

#### ***Product Catalog***

[http://www.microsemi.com/soc/documents/ProdCat\\_PIB.pdf](http://www.microsemi.com/soc/documents/ProdCat_PIB.pdf)

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

#### ***Package Mechanical Drawings***

<http://www.microsemi.com/soc/documents/PckgMechDrwns.pdf>

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials: <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>.

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| A2         | GND               |
| A3         | GND               |
| A4         | IO14NPB0V1        |
| A5         | GND               |
| A6         | IO07NPB0V0        |
| A7         | GND               |
| A8         | IO09NDB0V1        |
| A9         | IO17NDB0V2        |
| A10        | IO17PDB0V2        |
| A11        | IO21NDB0V2        |
| A12        | IO21PDB0V2        |
| A13        | IO33NDB0V4        |
| A14        | IO33PDB0V4        |
| A15        | IO35NDB0V4        |
| A16        | IO35PDB0V4        |
| A17        | IO41NDB1V0        |
| A18        | IO43NDB1V0        |
| A19        | IO43PDB1V0        |
| A20        | IO45NDB1V0        |
| A21        | IO45PDB1V0        |
| A22        | IO57NDB1V2        |
| A23        | IO57PDB1V2        |
| A24        | GND               |
| A25        | IO69PPB1V3        |
| A26        | GND               |
| A27        | GBC1/IO79PPB1V4   |
| A28        | GND               |
| A29        | GND               |
| AA1        | IO256PDB6V2       |
| AA2        | IO248PDB6V1       |
| AA3        | IO248NDB6V1       |
| AA4        | IO246NDB6V1       |
| AA5        | GEA1/IO234PDB6V0  |
| AA6        | GEA0/IO234NDB6V0  |
| AA7        | IO243PPB6V1       |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| AA8        | IO245NDB6V1       |
| AA9        | GEB1/IO235PPB6V0  |
| AA10       | VCC               |
| AA11       | IO226PPB5V4       |
| AA12       | VCCIB5            |
| AA13       | VCCIB5            |
| AA14       | VCCIB5            |
| AA15       | VCCIB5            |
| AA16       | VCCIB4            |
| AA17       | VCCIB4            |
| AA18       | VCCIB4            |
| AA19       | VCCIB4            |
| AA20       | IO174PDB4V2       |
| AA21       | VCC               |
| AA22       | IO142NPB3V3       |
| AA23       | IO144NDB3V3       |
| AA24       | IO144PDB3V3       |
| AA25       | IO146NDB3V4       |
| AA26       | IO146PDB3V4       |
| AA27       | IO147PDB3V4       |
| AA28       | IO139NDB3V3       |
| AA29       | IO139PDB3V3       |
| AA30       | IO133NDB3V2       |
| AB1        | IO256NDB6V2       |
| AB2        | IO244PDB6V1       |
| AB3        | IO244NDB6V1       |
| AB4        | IO241PDB6V0       |
| AB5        | IO241NDB6V0       |
| AB6        | IO243NPB6V1       |
| AB7        | VCCIB6            |
| AB8        | VCCPLE            |
| AB9        | VCC               |
| AB10       | IO222PDB5V3       |
| AB11       | IO218PPB5V3       |
| AB12       | IO206NDB5V1       |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| AB13       | IO206PDB5V1       |
| AB14       | IO198NDB5V0       |
| AB15       | IO198PDB5V0       |
| AB16       | IO192NDB4V4       |
| AB17       | IO192PDB4V4       |
| AB18       | IO178NDB4V3       |
| AB19       | IO178PDB4V3       |
| AB20       | IO174NDB4V2       |
| AB21       | IO162NPB4V1       |
| AB22       | VCC               |
| AB23       | VCCPLD            |
| AB24       | VCCIB3            |
| AB25       | IO150PDB3V4       |
| AB26       | IO148PDB3V4       |
| AB27       | IO147NDB3V4       |
| AB28       | IO145PDB3V3       |
| AB29       | IO143PDB3V3       |
| AB30       | IO137PDB3V2       |
| AC1        | IO254PDB6V2       |
| AC2        | IO254NDB6V2       |
| AC3        | IO240PDB6V0       |
| AC4        | GEC1/IO236PDB6V0  |
| AC5        | IO237PDB6V0       |
| AC6        | IO237NDB6V0       |
| AC7        | VCOMPLE           |
| AC8        | GND               |
| AC9        | IO226NPB5V4       |
| AC10       | IO222NDB5V3       |
| AC11       | IO216NPB5V2       |
| AC12       | IO210NPB5V2       |
| AC13       | IO204NDB5V1       |
| AC14       | IO204PDB5V1       |
| AC15       | IO194NDB5V0       |
| AC16       | IO188NDB4V4       |
| AC17       | IO188PDB4V4       |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| AC18       | IO182PPB4V3       |
| AC19       | IO170NPB4V2       |
| AC20       | IO164NDB4V1       |
| AC21       | IO164PDB4V1       |
| AC22       | IO162PPB4V1       |
| AC23       | GND               |
| AC24       | VCOMPLD           |
| AC25       | IO150NDB3V4       |
| AC26       | IO148NDB3V4       |
| AC27       | GDA1/IO153PDB3V4  |
| AC28       | IO145NDB3V3       |
| AC29       | IO143NDB3V3       |
| AC30       | IO137NDB3V2       |
| AD1        | GND               |
| AD2        | IO242NPB6V1       |
| AD3        | IO240NDB6V0       |
| AD4        | GEC0/IO236NDB6V0  |
| AD5        | VCCIB6            |
| AD6        | GNDQ              |
| AD6        | GNDQ              |
| AD7        | VCC               |
| AD8        | VMV5              |
| AD9        | VCCIB5            |
| AD10       | IO224PPB5V3       |
| AD11       | IO218NPB5V3       |
| AD12       | IO216PPB5V2       |
| AD13       | IO210PPB5V2       |
| AD14       | IO202PPB5V1       |
| AD15       | IO194PDB5V0       |
| AD16       | IO190PDB4V4       |
| AD17       | IO182NPB4V3       |
| AD18       | IO176NDB4V2       |
| AD19       | IO176PDB4V2       |
| AD20       | IO170PPB4V2       |
| AD21       | IO166PDB4V1       |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| AD22       | VCCIB4            |
| AD23       | TCK               |
| AD24       | VCC               |
| AD25       | TRST              |
| AD26       | VCCIB3            |
| AD27       | GDA0/IO153NDB3V4  |
| AD28       | GDC0/IO151NDB3V4  |
| AD29       | GDC1/IO151PDB3V4  |
| AD30       | GND               |
| AE1        | IO242PPB6V1       |
| AE2        | VCC               |
| AE3        | IO239PDB6V0       |
| AE4        | IO239NDB6V0       |
| AE5        | VMV6              |
| AE5        | VMV6              |
| AE6        | GND               |
| AE7        | GNDQ              |
| AE8        | IO230NDB5V4       |
| AE9        | IO224NPB5V3       |
| AE10       | IO214NPB5V2       |
| AE11       | IO212NDB5V2       |
| AE12       | IO212PDB5V2       |
| AE13       | IO202NPB5V1       |
| AE14       | IO200NDB5V0       |
| AE15       | IO196PDB5V0       |
| AE16       | IO190NDB4V4       |
| AE17       | IO184PDB4V3       |
| AE18       | IO184NDB4V3       |
| AE19       | IO172PDB4V2       |
| AE20       | IO172NDB4V2       |
| AE21       | IO166NDB4V1       |
| AE22       | IO160PDB4V0       |
| AE23       | GNDQ              |
| AE24       | VMV4              |
| AE25       | GND               |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| AE26       | GDB0/IO152NDB3V4  |
| AE27       | GDB1/IO152PDB3V4  |
| AE28       | VMV3              |
| AE28       | VMV3              |
| AE29       | VCC               |
| AE30       | IO149PDB3V4       |
| AF1        | GND               |
| AF2        | IO238PPB6V0       |
| AF3        | VCCIB6            |
| AF4        | IO220NPB5V3       |
| AF5        | VCC               |
| AF6        | IO228NDB5V4       |
| AF7        | VCCIB5            |
| AF8        | IO230PDB5V4       |
| AF9        | IO229NDB5V4       |
| AF10       | IO229PDB5V4       |
| AF11       | IO214PPB5V2       |
| AF12       | IO208NDB5V1       |
| AF13       | IO208PDB5V1       |
| AF14       | IO200PDB5V0       |
| AF15       | IO196NDB5V0       |
| AF16       | IO186NDB4V4       |
| AF17       | IO186PDB4V4       |
| AF18       | IO180NDB4V3       |
| AF19       | IO180PDB4V3       |
| AF20       | IO168NDB4V1       |
| AF21       | IO168PDB4V1       |
| AF22       | IO160NDB4V0       |
| AF23       | IO158NPB4V0       |
| AF24       | VCCIB4            |
| AF25       | IO154NPB4V0       |
| AF26       | VCC               |
| AF27       | TDO               |
| AF28       | VCCIB3            |
| AF29       | GNDQ              |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| L26        | IO87NDB2V0        |
| L27        | IO97PDB2V1        |
| L28        | IO101PDB2V2       |
| L29        | IO103PDB2V2       |
| L30        | IO119NDB3V0       |
| M1         | IO282NDB7V1       |
| M2         | IO282PDB7V1       |
| M3         | IO292NDB7V2       |
| M4         | IO292PDB7V2       |
| M5         | IO283NDB7V1       |
| M6         | IO285PDB7V1       |
| M7         | IO287PDB7V1       |
| M8         | IO289PDB7V1       |
| M9         | IO289NDB7V1       |
| M10        | VCCIB7            |
| M11        | VCC               |
| M12        | GND               |
| M13        | GND               |
| M14        | GND               |
| M15        | GND               |
| M16        | GND               |
| M17        | GND               |
| M18        | GND               |
| M19        | GND               |
| M20        | VCC               |
| M21        | VCCIB2            |
| M22        | NC                |
| M23        | IO104PPB2V2       |
| M24        | IO102PDB2V2       |
| M25        | IO102NDB2V2       |
| M26        | IO95PDB2V1        |
| M27        | IO97NDB2V1        |
| M28        | IO101NDB2V2       |
| M29        | IO103NDB2V2       |
| M30        | IO119PDB3V0       |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| N1         | IO276PDB7V0       |
| N2         | IO278PDB7V0       |
| N3         | IO280PDB7V0       |
| N4         | IO284PDB7V1       |
| N5         | IO279PDB7V0       |
| N6         | IO285NDB7V1       |
| N7         | IO287NDB7V1       |
| N8         | IO281NDB7V0       |
| N9         | IO281PDB7V0       |
| N10        | VCCIB7            |
| N11        | VCC               |
| N12        | GND               |
| N13        | GND               |
| N14        | GND               |
| N15        | GND               |
| N16        | GND               |
| N17        | GND               |
| N18        | GND               |
| N19        | GND               |
| N20        | VCC               |
| N21        | VCCIB2            |
| N22        | IO106NDB2V3       |
| N23        | IO106PDB2V3       |
| N24        | IO108PDB2V3       |
| N25        | IO108NDB2V3       |
| N26        | IO95NDB2V1        |
| N27        | IO99NDB2V2        |
| N28        | IO99PDB2V2        |
| N29        | IO107PDB2V3       |
| N30        | IO107NDB2V3       |
| P1         | IO276NDB7V0       |
| P2         | IO278NDB7V0       |
| P3         | IO280NDB7V0       |
| P4         | IO284NDB7V1       |
| P5         | IO279NDB7V0       |

| FG896      |                   |
|------------|-------------------|
| Pin Number | AGLE3000 Function |
| P6         | GFC1/IO275PDB7V0  |
| P7         | GFC0/IO275NDB7V0  |
| P8         | IO277PDB7V0       |
| P9         | IO277NDB7V0       |
| P10        | VCCIB7            |
| P11        | VCC               |
| P12        | GND               |
| P13        | GND               |
| P14        | GND               |
| P15        | GND               |
| P16        | GND               |
| P17        | GND               |
| P18        | GND               |
| P19        | GND               |
| P20        | VCC               |
| P21        | VCCIB2            |
| P22        | GCC1/IO112PDB2V3  |
| P23        | IO110PDB2V3       |
| P24        | IO110NDB2V3       |
| P25        | IO109PPB2V3       |
| P26        | IO111NPB2V3       |
| P27        | IO105PDB2V2       |
| P28        | IO105NDB2V2       |
| P29        | GCC2/IO117PDB3V0  |
| P30        | IO117NDB3V0       |
| R1         | GFC2/IO270PDB6V4  |
| R2         | GFB1/IO274PPB7V0  |
| R3         | VCOMPLF           |
| R4         | GFA0/IO273NDB6V4  |
| R5         | GFB0/IO274NPB7V0  |
| R6         | IO271NDB6V4       |
| R7         | GFB2/IO271PDB6V4  |
| R8         | IO269PDB6V4       |
| R9         | IO269NDB6V4       |
| R10        | VCCIB7            |

