



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8248zqtiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

1 Overview

This table shows the functionality supported by each SoC in the MPC8272 family.

			SoCs		
Functionality		MPC8272	MPC8248	MPC8271	MPC8247
	Package ¹		516 F	PBGA	
Serial communications controllers (SCCs)		3	3	3	3
QUICC multi-channel controller (QMC)		Yes	Yes	Yes	Yes
Fast communication controllers (FCCs)		2	2	2	2
I-Cache (Kbyte)		16	16	16	16
D-Cache (Kbyte)		16	16	16	16
Ethernet (10/100)		2	2	2	2
UTOPIA II Ports		1	0	1	0
Multi-channel controllers (MCCs)		0	0	0	0
PCI bridge		Yes	Yes	Yes	Yes
Transmission convergence (TC) layer		_	—	—	_
Inverse multiplexing for ATM (IMA)		_	—	—	—
Universal serial bus (USB) 2.0 full/low rate		1	1	1	1
Security engine (SEC)		Yes	Yes	—	—

Table 1. MPC8272 PowerQUICC II Family Functionality

¹ See Table 2.


Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in . For package ordering information, see Section 10, "Ordering Information."

Code (Package)	VR (516 PBGA—Lead free)	ZQ (516 PBGA—Lead spheres)
	MPC8272VR	MPC8272ZQ
Device	MPC8248VR	MPC8248ZQ
Device	MPC8271VR	MPC8271ZQ
	MPC8247VR	MPC8247ZQ

Table 2. MPC8272 PowerQUICC II Device Packages



This figure shows the block diagram of the SoC.





1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the MPC603e microprocessor
 - System core microprocessor supporting frequencies of 266–400 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - Supports bus snooping for cache coherency



Overview

- One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
- Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BiSync) communications
 - Transparent
 - QUICC multichannel controller (QMC) up to 64 channels
 - Independent transmit and receive routing, frame synchronization.
 - Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways
 - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
 - Subchanneling on each time slot.
 - Independent transmit and receive routing, frame synchronization and clocking
 - Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter
 - Supports H1,H11, and H12 channels
 - Allows dynamic allocation of channels
 - SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
 - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
 - Transparent
 - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I^2C controller (identical to the MPC860 I^2C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
 - Supports one groups of two TDM channels
 - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers



Thermal Characteristics

⁴ MPC8280, MPC8275VR, MPC8275ZQ only.

4 Thermal Characteristics

This table describes thermal characteristics. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," through Section 4.7, "References." For the these discussions, $P_D = (V_{DD} \times I_{DD}) + PI/O$, where PI/O is the power dissipation of the I/O drivers.

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—		27	0000	Natural convection
single-layer board ¹	$R_{ heta JA}$	21	°C/W	1 m/s
Junction-to-ambient-	_	19		Natural convection
four-layer board	$R_{ heta JA}$	16	°C/W	1 m/s
Junction-to-board ²	R _{θJB}	11	°C/W	—
Junction-to-case ³	$R_{ extsf{ heta}JC}$	8	°C/W	—
Junction-to-package top ⁴	$R_{ extsf{ heta}JT}$	2	°C/W	_

Table 7. Thermal Characteristics

¹ Assumes no thermal vias

² Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

³ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁴ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.



Thermal Characteristics

4.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

4.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature.


If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$

where:

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) T_B = board temperature (°C) P_D = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and by attaching the thermal balls to the ground plane.





This table lists CPM input characteristics.

NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

Spec N	lumber		Value (ns)									
Setup Hold		Characteristic		Se	tup		Hold					
			66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz		
sp16a	sp17a	FCC inputs—internal clock (NMSI)	6	6	6	6	0	0	0	0		
sp16b	sp17b	FCC inputs—external clock (NMSI)		2.5	2.5	2.5	2	2	2	2		
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)		6	6	6	0	0	0	0		
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)		4	4	4	2	2	2	2		
sp20	sp21	TDM inputs/SI		3	3	3	2.5	2.5	2.5	2.5		
sp22	sp23	PIO/TIMER/IDMA inputs		8	8	8	0.5	0.5	0.5	0.5		

Table 11. AC Characteristics for CPM Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

NOTE

Although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the FCC internal clock.





Figure 3. FCC Internal Clock Diagram



AC Electrical Characteristics

This figure shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

6.2 SIU AC Characteristics

This table lists SIU input characteristics.

NOTE: CLKIN Jitter and Duty Cycle

The CLKIN input to the SoC should not exceed +/- 150 psec of jitter (peak-to-peak). This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60.

NOTE: Spread Spectrum Clocking

Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 60 KHz modulation rate regardless of input frequency.

NOTE: PCI AC Timing

The SoC meets the timing requirements of *PCI Specification Revision 2.2.* See Section 7, "Clock Configuration Modes," and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.



AC Electrical Characteristics

NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

6.3 JTAG Timings

This table lists the JTAG timings.

Parameter	Symbol ²	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f _{JTG}	0	33.3	MHz	—
JTAG external clock cycle time	t _{JTG}	30		ns	—
JTAG external clock pulse width measured at 1.4V	t _{JTKHKL}	15		ns	—
JTAG external clock rise and fall times	t _{JTGR} and t _{JTGF}	0	5	ns	6
TRST assert time	t _{TRST}	25	_	ns	3,6
Input setup times Boundary-scan data TMS, TDI	t _{JTDVKH} t _{JTIVKH}	4 4	_	ns ns	4,7 4,7
Input hold times Boundary-scan data TMS, TDI	t _{JTDXKH} t _{JTIXKH}	10 10		ns ns	4,7 4,7
Output valid times Boundary-scan data TDO	t _{JTKLDV} t _{JTKLOV}		10 10	ns ns	5 7 5 7
Output hold times Boundary-scan data TDO	t _{JTKLDX} t _{JTKLOX}	1 1		ns ns	5 7 5 7
JTAG external clock to output high impedance Boundary-scan data TDO	t _{JTKLDZ} t _{JTKLOZ}	1	10 10	ns ns	5,6 5,6

Table 15. JTAG Timings¹

^I All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

² The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}}

- ³ TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- ⁴ Non-JTAG signal input timing with respect to t_{TCLK}.
- ⁵ Non-JTAG signal output timing with respect to t_{TCLK}.
- ⁶ Guaranteed by design.
- ⁷ Guaranteed by design and device characterization.

MODCK,H- MODCK[1-3]LowHighFactor ⁴ LowHighFactor ⁵ LowHighFactor ⁵ Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.0350.0000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.03.3.33.5.050.00000_11050.066.73.5.1150.020.03.5.5150.03.5.33.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.03.5.33.3.33.5.050.00001_00150.066.73.5.1150.020.03.5.5250.033.33.5.050.00001_01050.066.73.5.1150.020.07.7350.0466.63.0.050.00001_01050.066.74.420.0266.66.63.0.040.050.050.00010_00050.066.74.420.0266.66.63.0.03.0.150.050.00	Clock /IHz)		PCI Division	Clock Hz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ((MI	Mode ³
0000_000 60.0 66.7 2 120.0 133.3 2.5 150.0 166.7 2 60.0 0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 7 350.0 466.6	High	Low		High	Low		High	Low		High	Low	
0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 33 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50.0 0010_000 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50. Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50. 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50. 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50. 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50. 0010_011 50.0 66.7 4 200.0 266.6 8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_011 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4 <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td>on Modes</td> <td>ifigurati</td> <td>ull Cor</td> <td>F</td> <td></td> <td></td> <td></td>		1			1	on Modes	ifigurati	ull Cor	F			
0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5.5 375.0 500.0 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0												
0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved						Reserved						0100_000

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2}



Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Multiplication Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
			Defa	ult Mode	es (MO	DCK_H=0000)					
0000_000	60.0	100.0	2	120.0	200.0	2.5	150.0	250.0	4	30.0	50.0
0000_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0
0000_010	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0
0000_011	60.0	120.0	2.5	150.0	300.0	3.5	210.0	420.0	6	25.0	50.0
0000_100	60.0	120.0	2.5	150.0	300.0	4	240.0	480.0	6	25.0	50.0
0000_101	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0
0000_110	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0
0000_111	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0
	ļ	ļ	F	ull Cor	figurati	on Modes	ļ	I			I
0001_000	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0
0001_001	50.0	100.0	3	150.0	300.0	6	300.0	600.0	6	25.0	50.0
0001_010	50.0	100.0	3	150.0	300.0	7	350.0	700.0	6	25.0	50.0
0001_011	50.0	100.0	3	150.0	300.0	8	400.0	800.0	6	25.0	50.0
						1					
0010_000	50.0	100.0	4	200.0	400.0	5	250.0	500.0	8	25.0	50.0
0010_001	50.0	100.0	4	200.0	400.0	6	300.0	600.0	8	25.0	50.0
0010_010	50.0	100.0	4	200.0	400.0	7	350.0	700.0	8	25.0	50.0
0010_011	50.0	100.0	4	200.0	400.0	8	400.0	800.0	8	25.0	50.0
	1	1			[I	1				
0010_100	37.5	75.0	4		300.0	5		375.0	6	25.0	50.0
0010_101	37.5	75.0	4			5.5		412.5	6	25.0	50.0
0010_110	37.5	75.0	4	150.0	300.0	6	225.0	450.0	6	25.0	50.0
0011_000	30.0	50.0	5	150.0	250.0	5	150.0	250.0	5	30.0	50.0
0011_001	25.0	50.0	5	125.0	250.0	6	150.0		5	25.0	50.0
0011_010	25.0	50.0	5	125.0	250.0	7	175.0		5	25.0	50.0
0011_011	25.0	50.0	5	125.0	250.0		200.0		5	25.0	50.0
		ı					ı				
0100_000						Reserved					

Table 18. Clock Configurations for PCI Host Mode (PCI_MODCK=1)^{1,2}



Mode ³		Clock Hz)	CPM		Clock Hz)	CPU		Clock Hz)	Bus		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Multiplication Factor ⁴	Low	High	Multiplication Factor ⁵	Low	High	Division Factor	Low	High
1000_000			Γ			Reserved			r		
1000_001	50.0	66.7	3	150.0	200.0	2.5	150.0	166.7	2.5	60.0	80.0
1000_010	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
1000_011	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
1000_100	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
1000_101	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
1001_000		Reserved									
1001_001						Reserved					
1001_010		Reserved									
1001_011	50.0	66.7	4	200.0	266.6	4	200.0	266.6	4	50.0	66.7
1001_100	50.0	66.7	4	200.0		4.5	225.0		4	50.0	66.7
1010_000						Reserved					
1010_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
1010_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
1010_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
1010_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
1011_000						Reserved					
1011_001	50.0	66.7	4	200.0	266.6	2.5	200.0	266.6	2.5	80.0	106.7
1011_010	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.
1011_011	50.0	66.7	4	200.0	266.6	3.5	280.0	373.3	2.5	80.0	106.
1011_100	50.0	66.7	4	200.0	266.6	4	320.0	426.6	2.5	80.0	106.7
	1	1	1	1	1		1	r		1	
1011_101	50.0	66.7	4	200.0	266.6	2.5	250.0	333.3	2	100.0	133.3
1011_110	50.0	66.7	4	200.0	266.6	3	300.0	400.0	2	100.0	133.3
1011_111	50.0	66.7	4	200.0	266.6	3.5	350.0	466.6	2	100.0	133.3

Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2} (continued)




Table 20. Clock Config	urations for PCI Agent	Mode (PCI MODCK=1) ^{1,2} (continued)

Mode ³	PCI ((MI		CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High	
0100_100	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0	
0101_000	30.0	50.0	5	150.0	250.0	2.5	150.0	250.0	2.5	60.0	100.0	
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0	
0101_010	25.0	50.0	5	125.0	250.0	3.5	175.0	350.0	2.5	50.0	100.0	
0101_011	25.0	50.0	5	125.0	250.0	4	200.0	400.0	2.5	50.0	100.0	
0101_100	25.0	50.0	5	125.0	250.0	4.5	225.0	450.0	2.5	50.0	100.0	
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0	
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0	
0110_000						Reserved						
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3	
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3	
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3	
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3	
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0	
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0	
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0	
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0	
1000_000						Reserved						
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0	
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0	
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0	
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0	
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0	
			-			•						
1001_000						Reserved						
1001_001						Reserved						



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
BR		A19
BG/IRQ6		D2
ABB/IRQ2		C1



Table	21.	Pinout	(continued)	
10.010			(

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
Ŧ	TS	
A	0	A3
A	1	B5
A	2	D8
A	3	C6
A	4	A4
A	5	A6
A	6	B6
A	7	C7
A	8	B7
A	9	A7
A	10	D9
A	11	E11
A	12	C9
A	13	B9
A	14	D11
A	15	A9
A	16	B10
A	17	A10
A	18	B11
A	19	A11
A2	20	D12
A2	21	A12
A2	22	D13
A2	23	B13
A2	24	C13
A2	25	C14
A2	26	B14
A2	27	D14
A2	28	E14
A2	A29	



Table 21. Pinout	(continued)
------------------	-------------

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
C	52	AF5
C	53	AC8
C	54	AF6
C	55	AD8
CS6/BC	TL1/SMI	AC9
CS7/TL	BISYNC	AB9
BADDR	27/IRQ1	AB8
BADDR	28/IRQ2	AC7
ALE/	IRQ4	AF4
BC	TLO	AF3
PWE0/PSDI	DQM0/PBS0	AD6
PWE1/PSDI	DQM1/PBS1	AE5
PWE2/PSDI	DQM2/PBS2	AE3
PWE3/PSDI	DQM3/PBS3	AF2
PWE4/PSDI	DQM4/PBS4	AC6
PWE5/PSDI	PWE5/PSDDQM5/PBS5	
PWE6/PSDI	PWE6/PSDDQM6/PBS6	
PWE7/PSDI	PWE7/PSDDQM7/PBS7	
PSDA10)/PGPL0	AE2
PSDWE	PSDWE/PGPL1	
POE/PSDF	AS/PGPL2	AB4
PSDCAS	5/PGPL3	AC3
PGTA/PUPM	WAIT/PGPL4	AD2
PSDAMU	X/PGPL5	AC2
PCI_N	10DE ¹	AD22
PCI_CFG0 (P	CI_HOST_EN)	AC21
PCI_CFG1 (Ē	PCI_ARB_EN)	AE22
PCI_CFG2 (D	DLL_ENABLE)	AE23
PCI_	PAR	AF12
PCI_F	RAME	AD15
PCI_	TRDY	AF16



Pinout

Table 21. Pinout (continued)

Pin Na			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
MODCK1/RSRV/	TC0/BNKSEL0	A20	
MODCK2/CSE0/	FC1/BNKSEL1	C20	
MODCK3/CSE1/	FC2/BNKSEL2	A21	
CLKI	N1	D21	
PA8/SMI	RXD2	AF25 ³	
PA9/SM	TXD2	AA22 ³	
PA10/MSNUM5	FCC1_UT_RXD0	AB23 ³	
PA11/MSNUM4	FCC1_UT_RXD1	AD26 ³	
PA12/MSNUM3	FCC1_UT_RXD2	AD25 ³	
PA13/MSNUM2	FCC1_UT_RXD3	AA24 ³	
PA14/FCC1_MII_HDLC_RXD3	FCC1_UT_RXD4	W22 ³	
PA15/FCC1_MII_HDLC_RXD2	FCC1_UT_RXD5	Y24 ³	
PA16/FCC1_MII_HDLC_RXD1	FCC1_UT_RXD6	T22 ³	
PA17/FCC1_MII_HDLC_RXD0/ FCC1_MII_TRAN_RXD/FCC1_RMII_RX D0	FCC1_UT_RXD7	W26 ³	
PA18/FCC1_MII_HDLC_TXD0/FCC1_MII _TRAN_TXD/ FCC1_RMII_TXD0	FCC1_UT_TXD7	V26 ³	
PA19/FCC1_MII_HDLC_TXD1/FCC1_RM II_TXD1	FCC1_UT_TXD6	R23 ³	
PA20/FCC1_MII_HDLC_TXD2	FCC1_UT_TXD5	P25 ³	
PA21/FCC1_MII_HDLC_TXD3	FCC1_UT_TXD4	N22 ³	
PA22	FCC1_UT_TXD3	N26 ³	
PA23	FCC1_UT_TXD2	N23 ³	
PA24/MSNUM1	FCC1_UT_TXD1	H26 ³	
PA25/MSNUM0	FCC1_UT_TXD0	G25 ³	
PA26/FCC1_MII_RMIIRX_ER	FCC1_UT_RXCLAV	L22 ³	
PA27/FCC1_MII_RX_DV/FCC1_RMII_CR S_DV	FCC1_UT_RXSOC	G24 ³	
PA28/FCC1_MII_RMII_TX_EN	FCC1_UT_RXENB	G23 ³	
PA29/FCC1_MII_TX_ER	PA29/FCC1_MII_TX_ER FCC1_UT_TXSOC B26 ⁵		
PA30/FCC1_MII_CRS/FCC1_RTS	FCC1_UT_TXCLAV	A25 ³	



9.2 Mechanical Dimensions

This figure provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.




Figure 14. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA



Ordering Information

10 Ordering Information

This figure provides an example of the Freescale part numbering nomenclature for the SoC. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 15. Freescale Part Number Key

11 Document Revision History

This table summarizes changes to this document.

Table 23. Document Revision History

Revision	Date	Substantive Changes
3	09/2011	In Figure 15, "Freescale Part Number Key," added speed decoding information below processor frequency information.
2	12/2008	 Modified Figure 5, "SCC/SMC/SPI/I2C External Clock Diagram," and added second section of figure notes. In Table 12, modified "Data bus in pipeline mode" row and showed 66 MHz as "N/A." In Section 10, "Ordering Information," added "F = 133" to CPU/CPM/Bus Frequency. Added footnote concerning CPM_CLK/PCI_CLK ratio to column "PCI Division Factor" in Table 17, "Clock Configurations for PCI Host Mode (PCI_MODCK=0)," and Table 18, "Clock Configurations for PCI Host Mode (PCI_MODCK=1),." Removed overbar from DLL_ENABLE in Table 21, "Pinout."
1.5	12/2006	• Section 6, "AC Electrical Characteristics," removed deratings statement and clarified AC timing descriptions.
1.4	05/2006	Added row for 133 MHz configurations to Table 8.
1.3	02/2006	Inserted Section 6.3, "JTAG Timings."



Revision	Date	Substantive Changes
1.2	09/2005	 Added 133-MHz to the list of frequencies in the opening sentence of Section 6, "AC Electrical Characteristics". Added 133 MHz columns to Table 9, Table 11, Table 12, and Table 13. Added footnote 2 to Table 13. Added the conditions note directly above Table 12.
1.1	01/2005	Modification for correct display of assertion level ("overbar") for some signals
1.0	12/2004	 Section 1.1: Added 8:1 ratio to Internal CPM/bus clock multiplier values Section 2: removed voltage tracking note Table 3: Note 2 updated regarding VDD/VCCSYN relationship to VDDH during power-on reset Table 4: Updated VDD and VCCSYN to 1.425 V - 1.575 V Table 8: Note 2 updated to reflect VIH=2.5 for TCK, TRST, PORESET; request for external pull-up removed. Section 4.6: Updated description of layout practices Table 8: Note 3 added regarding IIC compatibility Table 8: Note 3 added regarding IIC compatibility Table 8: Note 3 added regarding IIC compatibility Table 9: updated PCI impedance to 27Ω, updated 60x and MEMC values and added note to reflect configurable impedance Section 6: Added sentence providing derating factor Section 6.1: added Note: Rise/Fall Time on CPM Input Pins Table 9: updated values for following specs: sp36b, sp37a, sp38a, sp39a, sp38b, sp40, sp41, sp42, sp43, sp42a Table 11: updated values for following specs: sp16a, sp16b, sp18a, sp18b, sp20, sp21, sp22 Section 6.2: added Spread spectrum clocking note Section 7: unit of ns added to Tval notes Section 7: unit of ns added to Tval notes Section 7: Updated all notes to reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz. Section 7: "Clock Configuration Modes": Updated all table footnotes reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz. Section 7: Table 21: cornect superscript of footnote number after pin AD22 Table 21: remove DONE3 from PC12 Table 21: signals referring to TDMs C2 and D2 removed



Document Revision History

Revision	Date	Substantive Changes
Revision 0.2	Date 12/2003	 Table 1: New Table 2: New Table 4: Modification of VDD and VCCSYN to 1.45–1.60 V Table 8: Addition of note 2 regarding TRST and PORESET (see V_{IH} row of Table 8) Table 8 and Table 21: Addition of muxed signals CPCL_HS_ES to PCL_REQT (AF14) CPCL_HS_LED to PCL_GNT1 (AE13) CPCL_HS_ENUM to PCL_GNT2 (AF21) Table 8 and Table 21: Modification of PCI signal names for consistency with PCI signal names on other PowerQUICC II devices: PCL_CFG0 (PCI_HOST_EN) (AC21) PCL_CFG1 (PCI_ARB_EN) (AE22) PCL_CFG2 (DLL_ENABLE) (AE23) PCL_PAR (AF12) PCL_FRAME (AD15) PCI_TRD7 (AF16) PCI_TRD7 (AF16) PCI_STOP (AF15) DEVSEL (AE14) PCL_SER (AD13) PCI_REQO-2 (AAE20, AF14, AB14) PCI_CO-3 (AE12, AF13, AC15, AE18) PCL_ARD_3 PCL_ARD_4 (AE21) PCL_ARB_EN (AE22) PCL_INTA (AE21) PCL_ARD_4 (AE12, AF13, AC15, AE18) PCL_ARB_EN (AE22) Table 8 and Table 21: Corrected assertion level (added "") PCL_HOST_EN (AC21) and PCL_ARB_EN (AE22) Table 7: Addition of R₀T and note 4 Section 7, "Clock Configuration Modes": Modification to first paragraph. Note that PCL_MODCK is a bit in the Hard Reset Configuration Word. It is not an input signal as it is in the MPC8260 Family and MPC8260 Family. Addition of note 2 to TRST (E21) and PORESET (C24) Table 21: Addition of note 2 to TRST (E21) and PORESET (C24)
		 Table 21: Removal of Spare0 (AD24). This pin is now a "No connect." Note 5 unchanged. Table 21: Addition of PCI_MODE (AD22). This pin was previously listed as "Ground." Addition of note 1.
0.1	9/2003	 Addition of the MPC8271 and the MPC8247 (these devices do not have a security engine) Table 8: Addition of note 2 to V_{IH} Table 8: Changed I_{OL} for 60x signals to 6.0 mA Modification of note 1 for Table 17, Table 18, Table 19, and Table 20 Table 21: Addition of ball AD9 to GND. In rev 0 of this document, AD8 was listed as assigned to both CS5 and GND. AD8 is only assigned to CS5. Table 21: Addition of note 4 to Thermal0 (D19) and Thermal1(J3) Addition of ZQ package code to Figure 15
0	5/2003	NDA release

Table 23. Document Revision History (continued)