



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8271vrtmfa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

1 Overview

This table shows the functionality supported by each SoC in the MPC8272 family.

	SoCs										
Functionality		MPC8272	MPC8248	MPC8271	MPC8247						
	Package ¹		516 F	PBGA							
Serial communications controllers (SCCs)		3	3	3	3						
QUICC multi-channel controller (QMC)		Yes	Yes	Yes	Yes						
Fast communication controllers (FCCs)		2	2	2	2						
I-Cache (Kbyte)		16	16	16	16						
D-Cache (Kbyte)		16	16	16	16						
Ethernet (10/100)		2	2	2	2						
UTOPIA II Ports		1	0	1	0						
Multi-channel controllers (MCCs)		0	0	0	0						
PCI bridge		Yes	Yes	Yes	Yes						
Transmission convergence (TC) layer		_	—	—	_						
Inverse multiplexing for ATM (IMA)		_	—	—	—						
Universal serial bus (USB) 2.0 full/low rate		1	1	1	1						
Security engine (SEC)		Yes	Yes	—	—						

Table 1. MPC8272 PowerQUICC II Family Functionality

¹ See Table 2.


Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in . For package ordering information, see Section 10, "Ordering Information."

Code (Package)	VR (516 PBGA—Lead free)	ZQ (516 PBGA—Lead spheres)
	MPC8272VR	MPC8272ZQ
Device	MPC8248VR	MPC8248ZQ
	MPC8271VR	MPC8271ZQ
	MPC8247VR	MPC8247ZQ

Table 2. MPC8272 PowerQUICC II Device Packages



This figure shows the block diagram of the SoC.





1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the MPC603e microprocessor
 - System core microprocessor supporting frequencies of 266–400 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - Supports bus snooping for cache coherency



Overview

- Floating-point unit (FPU) supports floating-point arithmetic
- Support for cache locking
- Low-power consumption
- Separate power supply for internal logic (1.5 V) and for I/O (3.3 V)
- Separate PLLs for G2_LE core and for the communications processor module (CPM)
 - G2_LE core and CPM can run at different frequencies for power/performance optimization
 - Internal core/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5.5:1, 6:1, 7:1, 8:1
 - Internal CPM/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1, 8:1 ratios
- 64-bit data and 32-bit address 60x bus
 - Bus supports multiple master designs—up to two external masters
 - Supports single transfers and burst transfers
 - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
 - Programmable host bridge and agent
 - 32-bit data bus, 66 MHz, 3.3 V
 - Synchronous and asynchronous 60x and PCI clock modes
 - All internal address space available to external PCI host
 - DMA for memory block transfers
 - PCI-to-60x address remapping
- System interface unit (SIU)
 - Clock synthesizer
 - Reset controller
 - Real-time clock (RTC) register
 - Periodic interrupt timer
 - Hardware bus monitor and software watchdog timer
 - IEEE 1149.1 JTAG test access port
- Eight bank memory controller
 - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other user-definable peripherals
 - Byte write enables
 - 32-bit address decodes with programmable bank size
 - Three user-programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
 - Byte selects for 64-bit bus width (60x)
 - Dedicated interface logic for SDRAM
- Disable CPU mode



Overview

- One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
- Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BiSync) communications
 - Transparent
 - QUICC multichannel controller (QMC) up to 64 channels
 - Independent transmit and receive routing, frame synchronization.
 - Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways
 - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
 - Subchanneling on each time slot.
 - Independent transmit and receive routing, frame synchronization and clocking
 - Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter
 - Supports H1,H11, and H12 channels
 - Allows dynamic allocation of channels
 - SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
 - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
 - Transparent
 - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I^2C controller (identical to the MPC860 I^2C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
 - Supports one groups of two TDM channels
 - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers



Operating Conditions

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

•	•	
Rating	Symbol	Value
Core supply voltage	VDD	1.425 – 575
PLL supply voltage	VCCSYN	1.425 – 575

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions¹

 Ambient temperature
 T_A
 0-70²
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

² Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_i}$.

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105²



Thermal Characteristics

4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

4.5 **Experimental Determination**

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{JT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package


 P_D = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.

4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.





This table lists CPM input characteristics.

NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

Spec N	lumber		Value (ns)									
		Characteristic		Se	tup		Hold					
Setup	Hold		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz		
sp16a	sp17a	FCC inputs—internal clock (NMSI)	6	6	6	6	0	0	0	0		
sp16b	sp17b	FCC inputs—external clock (NMSI)	2.5	2.5	2.5	2.5	2	2	2	2		
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	6	6	6	6	0	0	0	0		
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	4	4	4	4	2	2	2	2		
sp20	sp21	TDM inputs/SI	3	3	3	3	2.5	2.5	2.5	2.5		
sp22	sp23	PIO/TIMER/IDMA inputs	8	8	8	8	0.5	0.5	0.5	0.5		

Table 11. AC Characteristics for CPM Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

NOTE

Although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the FCC internal clock.




Figure 3. FCC Internal Clock Diagram

MODCK,H- MODCK[1-3]LowHighFactor ⁴ LowHighFactor ⁵ LowHighFactor ⁵ Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.33.5.050.00000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.33.5.050.00000_11050.066.73.5.1150.020.03.5.5150.03.5.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.03.5.33.5.050.00001_00150.066.73.5.1150.020.03.5.5250.033.33.5.050.00001_01050.066.73.5.1150.020.07.7350.046.63.0.050.00001_01050.066.74.4200.026.66.73.5.03.3.34.450.00001_010150.066.74.4200.026.66.73.5.03.3.34.450.00101_010150.066.7 </th <th>Clock /IHz)</th> <th></th> <th>PCI</th> <th colspan="2">U Clock MHz) PCI Divisior</th> <th>CPU Multiplication</th> <th>Clock Hz)</th> <th>CPM (M</th> <th>CPM Multiplication</th> <th>Clock Hz)</th> <th>Bus ((MI</th> <th>Mode³</th>	Clock /IHz)		PCI	U Clock MHz) PCI Divisior		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ((MI	Mode ³
0000_000 60.0 66.7 2 120.0 133.3 2.5 150.0 166.7 2 60.0 0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 7 350.0 466.6	High	Low		High	Low		High	Low		High	Low	
0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 33 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50.0 0010_000 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50. Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50. 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50. 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50. 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50. 0010_011 50.0 66.7 4 200.0 266.6 8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_011 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 53.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4		1			1	on Modes	ifigurati	ull Cor	F			
0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5.5 375.0 500.0 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0												
0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0 50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved						Reserved						0100_000

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2}



Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
0100_001	50.0	66.7	6	300.0	400.0	6	300.0	400.0	6	50.0	66.7
0100_010	50.0	66.7	6	300.0	400.0	7	350.0	466.6	6	50.0	66.7
0100_011	50.0	66.7	6	300.0	400.0	8	400.0	533.3	6	50.0	66.7
0101_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0101_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0101_010	50.0	66.7	2	100.0	133.3	3.5	175.0	233.3	2	50.0	66.7
0101_011	50.0	66.7	2	100.0	133.3	4	200.0	266.6	2	50.0	66.7
0101_100	50.0	66.7	2	100.0	133.3	4.5	225.0	300.0	2	50.0	66.7
0101_101	83.3	111.1	3	250.0	333.3	3.5	291.7	388.9	5	50.0	66.7
0101_110	83.3	111.1	3	250.0	333.3	4	333.3	444.4	5	50.0	66.7
0101_111	83.3	111.1	3	250.0	333.3	4.5	375.0	500.0	5	50.0	66.7
	1	1					1				
0110_000	60.0	80.0	2.5	150.0	200.0	2.5	150.0	200.0	3	50.0	66.7
0110_001	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7
0110_010	60.0	80.0	2.5	150.0	200.0	3.5	210.0	280.0	3	50.0	66.7
0110_011	60.0	80.0	2.5	150.0	200.0	4	240.0	320.0	3	50.0	66.7
0110_100	60.0	80.0	2.5	150.0	200.0	4.5	270.0	360.0	3	50.0	66.7
0110_101	60.0	80.0	2.5	150.0	200.0	5	300.0	400.0	3	50.0	66.7
0110_110	60.0	80.0	2.5	150.0	200.0	6	360.0	480.0	3	50.0	66.7
0111_000						Reserved					
0111_001	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0111_010	50.0	66.7	3	150.0	200.0	3.5	175.0	233.3	3	50.0	66.7
0111_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0111_100	50.0	66.7	3	150.0	200.0	4.5	225.0	300.0	3	50.0	66.7
	1										
1000_000						Reserved	1				
1000_001	66.7	88.9	3	200.0	266.6	3	200.0	266.6	4	50.0	66.7

Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0) ^{1,2} (continued)



Clock Configuration Modes

Mode ³	Bus ((MI	Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		J Clock MHz) PCI Divisio		PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
1000_010	66.7	88.9	3	200.0	266.6	3.5	233.3	311.1	4	50.0	66.7
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7
1001_000						Reserved					
1001_001		Reserved									
1001_010	57.1	76.2	3.5	200.0	266.6	3.5	200.0	266.6	4	50.0	66.7
1001_011	57.1	76.2	3.5	200.0	266.6	4	228.6	304.7	4	50.0	66.7
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7
		r		1			1	1		r	
1001_101	85.7	114.3	3.5	300.0	400.0	5	428.6	571.4	6	50.0	66.7
1001_110	85.7	114.3	3.5	300.0	400.0	5.5	471.4	628.5	6	50.0	66.7
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3	685.6	6	50.0	66.7
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7
1010_101	100.0	133.3	2	200.0	266.6	2.5	250.0	333.3	4	50.0	66.7
1010_110		133.3			266.6	3	300.0		4	50.0	66.7
1010_111		133.3			266.6	3.5	350.0		4	50.0	66.7
	•	-		•			-	•	•	-	
1011_000						Reserved					
1011_001	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7
1011_010	80.0	106.7	2.5	200.0	266.6	3	240.0	320.0	4	50.0	66.7
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	280.0	373.3	4	50.0	66.7

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2} (continued)



Mode ³	Bus Clock		Bus Clock CPM Clock (MHz) CPM (MHz)			CPU		Clock	PCI		Clock Hz)	
		12)	CPM Multiplication	(IVI)	nz)	Multiplication	(MHz)		Division	(1/1		
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High	
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0	
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0	
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0	
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0	
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0	
1001_000						Reserved						
1001_001	Reserved											
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0	
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0	
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0	
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0	
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0	
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0	
											•	
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0	
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0	
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0	
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0	
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0	
											•	
1010_101	100.0	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0	
1010_110	100.0	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0	
1010_111	100.0	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0	
					1			1		1		
1011_000						Reserved						
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0	
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0	
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0	
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0	

Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
			Defau	ult Mod	es (MO	DCK_H=0000)					
0000_000	30.0	50.0	4	120.0	200.0	2.5	150.0	250.0	2	60.0	100.0
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0000_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0000_101	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0000_110	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
Full Configuration Modes											
0001_001	30.0	50.0	4	120.0	200.0	5	150.0	250.0	4	30.0	50.0
0001_010	25.0	50.0	4	100.0	200.0	6	150.0	300.0	4	25.0	50.0
0001_011	25.0	50.0	4	100.0	200.0	7	175.0	350.0	4	25.0	50.0
0001_100	25.0	50.0	4	100.0	200.0	8	200.0	400.0	4	25.0	50.0
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0010_010	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0010_011	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
0011_000						Reserved					
0011_001	37.5	50.0	4	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0011_010	32.1	50.0	4	128.6	200.0	3.5	150.0	233.3	3	42.9	66.7
0011_011	28.1	50.0	4	112.5	200.0	4	150.0	266.7	3	37.5	66.7
0011_100	25.0	50.0	4	100.0	200.0	4.5	150.0	300.0	3	33.3	66.7
0100_000						Reserved					
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0100_010	25.0	50.0	6	150.0	300.0	3.5	175.0	350.0	3	50.0	100.0
0100_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2}



Mode ³		Clock Hz)	CPM Multiplication	CPM Clock (MHz) CPU Multiplication		CPU Clock (MHz)		Bus Division	Bus Clock (MHz)		
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
1110_000	25.0	50.0	5	125.0	250.0	2.5	156.3	312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3	187.5	375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9	250.0	3.5	250.0	437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
1110_100	25.0	50.0	5	125.0	250.0	4	166.7	333.3	3	41.7	83.3
1110_101	25.0	50.0	5	125.0	250.0	4.5	187.5	375.0	3	41.7	83.3
1110_110	25.0	50.0	5	125.0	250.0	5	208.3	416.7	3	41.7	83.3
1110_111	25.0	50.0	5	125.0	250.0	5.5	229.2	458.3	3	41.7	83.3
	1	1	L	1	1		1	1			1
1100_000		Reserved									
1100_001		Reserved									
1100_010		Reserved									

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2} (continued)

¹ The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

² PCI_MODCK determines the PCI clock frequency range. See Table 19 for higher range configurations.

³ MODCK_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

⁴ CPM multiplication factor = CPM clock/bus clock


⁵ CPU multiplication factor = Core PLL multiplication factor

8 Pinout

This figure and table show the pin assignments and pinout for the 516 PBGA package.



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin I		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
BR		A19
BG/	D2	
ABB/IRQ2		C1



Table	21.	Pinout	(continued)	
10.010			(

Pin N	Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
Ŧ	TS		
A	0	A3	
A	1	B5	
A	2	D8	
A	3	C6	
A	4	A4	
A	5	A6	
A	6	B6	
A	7	C7	
A	8	B7	
A	9	A7	
A	10	D9	
A	11	E11	
A	12	C9	
A	13	B9	
A	14	D11	
A	15	A9	
A	16	B10	
A	17	A10	
A	18	B11	
A	19	A11	
A2	20	D12	
A2	21	A12	
A2	22	D13	
A2	23	B13	
A2	24	C13	
A2	25	C14	
A2	26	B14	
A2	27	D14	
A2	28	E14	
A2	29	A14	



Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
A3	0	B15
A31		A15
ТТО		В3
TT	1	E8
TT	2	D7
TT	3	C4
ΤŢ	4	E7
TBS	T	E3
TSIZ	ZO	E4
TSIZ	Z1	E5
TSIZ	72	C3
TSIZ	Z3	D5
AAC	.	D3
ARTRY		C2
DBG/IRQ7		F16
DBB/IRQ3		D18
D0		AC1
D1		AA1
D2	2	V3
DS	3	R5
D4	1	P4
DS	5	M4
De	3	J4
70	7	G1
D	3	W6
DS)	Y3
D1	0	V1
D1	1	N6
D1	2	Р3
D1	3	M2
D1	4	J5

Table 21. Pinout (continued)



Pin N		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
D1	G3	
D1	16	AB3
D1	17	Y1
D1	18	Τ4
D1	19	Т3
D2	20	P2
D2	21	M1
D2	22	J1
D2	23	G4
D2	24	AB2
D2	25	W4
D2	26	V2
D2	27	T1
D2	28	N5
D2	29	L1
De	30	H1
DS	31	G5
Da	32	W5
DS	33	W2
Da	34	Т5
DS	35	T2
DS	36	N1
DS	37	K3
DS	38	H2
D39		F1
D40		AA2
D4	D41	
D4	42	U3
D4	43	R2
D4	14	N2
D4	45	L2

Table 21. Pinout (continued)



Table 21. Pinout (continued)
--------------------	------------

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PCI_A	D16	AE16
PCI_A	D17	AF17
PCI_A	D18	AD16
PCI_A	D19	AC16
PCI_A	D20	AF18
PCI_A	D21	AB16
PCI_A	D22	AD17
PCI_A	D23	AF19
PCI_A	D24	AB17
PCI_A	D25	AF20
PCI_A	D26	AE19
PCI_A	D27	AC18
PCI_A	D28	AB18
PCI_AD29		AD19
PCI_A	D30	AD21
PCI_A	D31	AC20
PCI_CC	ō/BE0	AE12
PCI_C1	/BE1	AF13
PCI_C2	2/BE2	AC15
PCI_C3	3/BE3	AE18
IRQ0/NM	II_OUT	A17
TRS	T ²	E21
TC	K	B22
ТМ	S	C23
TD	1	B24
TD	0	A22
TRI	S	B23
PORESET ²	/PCI_RST	C24
HRES	SET	D22
SRES	SET	F22
RSTC	ONF	A24



Pinout

Table 21. Pinout (continued)

Pin Nan			
MPC8272/MPC8248 and MPC8271/MPC8247 MPC8271 Only		Ball	
PC17/CLK15/BR0	GO8/DONE2	T26 ³	
PC18/CLK14/	TGATE2	R26 ³	
PC19/CLK13/BRG	GO7/TGATE1	P24 ³	
PC20/CLK12/	USBOE	L26 ³	
PC21/CLK11/BRG	GO6/CP_INT	L24 ³	
PC22/CLK10/DONE3	FCC1_UT_TXPRTY	L23 ³	
PC23/CLK9/BRGO	5/DACK3/CD1	K24 ³	
PC24/CLK8/TIN3/TOUT	4/DREQ2/BRGO1	K23 ³	
PC25/CLK7/BRGO4/	DACK2/SPISEL	F26 ³	
PC26/CLK6/TOU	JT3/TMCLK	H23 ³	
PC27/CLK5/BRGO3/TOUT1	FCC1_UT_RXPRTY	K22 ³	
PC28/CLK4/TIN1/T	OUT2/SPICLK	D25 ³	
PC29/CLK3/TIN2/E	BRGO2/CTS1	F24 ³	
PD7/SMSYN2	FCC1_UT_TXADDR3	AB21 ³	
PD14/I2CSCL		AC26 ³	
PD15/I2CSDA		Y23 ³	
PD16/SPIMISO	FCC1_UT_TXPRTY	AA25 ³	
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	Y26 ³	
PD18/SPICLK	FCC1_UT_RXADDR4	W25 ³	
PD19/SPISEL/BRGO1	FCC1_UT_TXADDR4	V25 ³	
PD20/RTS4/L1F	RSYNCA2	R24 ³	
PD21/TXD4/L1	IRXD0A2	P23 ³	
PD22/RXD4/L1	1TXD0A2	N25 ³	
PD23/RTS3/L	JSB_TP	K26 ³	
PD24/TXD3/L	JSB_TN	K25 ³	
PD25/RXD3/U	SB_RXD	J25 ³	
PD29/RTS1	FCC1_UT_RXADDR3	C26 ³	
PD30/TX	CD1	E24 ³	
PD31/RX	(D1	B25 ³	
VCCSY	Ń	C18	
VCCSYI	N1	K6	



Document Revision History

Revision	Date	Substantive Changes
Revision 0.2	Date 12/2003	 Table 1: New Table 2: New Table 4: Modification of VDD and VCCSYN to 1.45–1.60 V Table 8: Addition of note 2 regarding TRST and PORESET (see V_{IH} row of Table 8) Table 8 and Table 21: Addition of muxed signals CPCL_HS_ES to PCL_REQT (AF14) CPCL_HS_LED to PCL_GNT1 (AE13) CPCL_HS_ENUM to PCL_GNT2 (AF21) Table 8 and Table 21: Modification of PCI signal names for consistency with PCI signal names on other PowerQUICC II devices: PCL_CFG0 (PCI_HOST_EN) (AC21) PCL_CFG1 (PCI_ARB_EN) (AE22) PCL_CFG2 (DLL_ENABLE) (AE23) PCL_PAR (AF12) PCL_FRAME (AD15) PCI_TRD7 (AF16) PCI_TRD7 (AF16) PCI_TRD7 (AF15) DEVSEL (AE14) PCL_DSEL (AC17) PCI_RER (AD13) PCI_RER (AD13) PCI_REQO-2 (AAE20, AF14, AB14) PCI_CO-3 (AE12, AF13, AC15, AE18) PCL_AD0-31 Table 8 and Table 21: Corrected assertion level (added "-") PCI_HOST_EN (AC21) and PCI_ARB_EN (AE22) Table 7: Addition of H_{8UT} and note 4 Section 7, "Clock Configuration Modes": Modification to first paragraph. Note that PCI_MODCK is a bit in the Hard Reset Configuration Word. It is not an input signal as it is in the MPCR260 Family and MC260 Family. Addition of note 2 to TRST (E21) and PORESET (C24) Table 21: Addition of note 2 to TRST (E21) and PORESET (C24)
		 Table 21: Removal of Spare0 (AD24). This pin is now a "No connect." Note 5 unchanged. Table 21: Addition of PCI_MODE (AD22). This pin was previously listed as "Ground." Addition of note 1.
0.1	9/2003	 Addition of the MPC8271 and the MPC8247 (these devices do not have a security engine) Table 8: Addition of note 2 to V_{IH} Table 8: Changed I_{OL} for 60x signals to 6.0 mA Modification of note 1 for Table 17, Table 18, Table 19, and Table 20 Table 21: Addition of ball AD9 to GND. In rev 0 of this document, AD8 was listed as assigned to both CS5 and GND. AD8 is only assigned to CS5. Table 21: Addition of note 4 to Thermal0 (D19) and Thermal1(J3) Addition of ZQ package code to Figure 15
0	5/2003	NDA release

Table 23. Document Revision History (continued)