



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	· .
Ethernet	10/100Mbps (2)
SATA	·
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8272cvrtiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- PCI bridge
  - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI host bridge or peripheral capabilities
  - Includes four DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
  - Supports the  $I_2O$  standard
  - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  - Support for 66 MHz, 3.3 V specification
  - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

# 2 **Operating Conditions**

This table shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings<sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 - 2.25	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 - 2.25	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 - 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) - 3.6	V
Junction temperature	Тј	120	°C
Storage temperature range	T <sub>STG</sub>	(–55) – (+150)	°C

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

- <sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
- <sup>3</sup> Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
- <sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



### **DC Electrical Characteristics**

<sup>5</sup> MPC8272 and MPC8271 only.

Table 6.

Characteristic	Symbol	Min	Мах	Unit
Input high voltage—all inputs except TCK, TRST and PORESET <sup>1</sup>	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	GND	0.8	V
CLKIN input high voltage	V <sub>IHC</sub>	2.4	3.465	V
CLKIN input low voltage	V <sub>ILC</sub>	GND	0.4	V
Input leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	I <sub>IN</sub>		10	μA
Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	I <sub>OZ</sub>		10	μA
Signal low input current, $V_{IL} = 0.8 V^3$	١L	_	1	μA
Signal high input current, V <sub>IH</sub> = 2.0 V	I <sub>H</sub>	_	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except UTOPIA mode, and open drain pins In UTOPIA mode <sup>4</sup> (UTOPIA pins only): $I_{OH} = -8.0 \text{mA}$	V <sub>OH</sub>	2.4	_	V
In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>	_	0.5	V
IoL = 6.0mA         BR         BG         ABB/IRQ2         TS         A[0-31]         TTI[0-4]         TBST         TSIZE[0-3]         AACK         ARTRY         DBG         DBB/IRQ3         D[0-63]         //EXT_BR3         //EXT_BR3         //EXT_BG3         /TEN/EXT_DBG3/CINT         PSDVAL         TA         TEA         GBL/IRQ1         CI/BADDR29/IRQ2         WT/BADDR30/IRQ3         BADDR31/IRQ5/CINT         CPU_BR         IRQ0/NMI_OUT         /PCL_RST         HRESET         SRESET         REQONF	V <sub>OL</sub>		0.4	V



### **DC Electrical Characteristics**

Та	h	P	6	
ıa	N	e.	υ.	

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 5.3mA	V <sub>OL</sub>		0.4	V
CS[0-9]	VOL		0.4	v
CS(10)/BCTL1				
<u>CS(11)/AP(0)</u>				
BADDR[27–28]				
ALE				
BCTLO				
PWE[0-7]/PSDDQM[0-7]/PBS[0-7]				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4/PPBS				
PSDAMUX/PGPL5				
LWE[0-3]LSDDQM[0-3]/LBS[0-3]/PCI_CFG[0-3]				
LSDA10/LGPL0/PCI_MODCKH0				
LSDWE/LGPL1/PCI_MODCKH1				
LOE/LSDRAS/LGPL2/PCI_MODCKH2				
LSDCAS/LGPL3/PCI_MODCKH3				
LGTA/LUPMWAIT/LGPL4/LPBS				
LSDAMUX/LGPL5/PCI_MODCK				
LWR				
MODCK[1-3]/AP[1-3]/TC[0-2]/BNKSEL[0-2]				
I <sub>OL</sub> = 3.2mA				
L_A14/PAR				
L_A15/FRAME/SMI				
L_A16/TRDY				
L_A17/IRDY/CKSTP_OUT				
L_A18/STOP				
L_A19/DEVSEL				
L_A20/IDSEL				
L_A21/PERR				
L_A22/SERR				
L_A23/ <u>REQ0</u>				
L_A24/REQ1/HSEJSW				
L_A25/GNT0				
L_A26/GNT1/HSLED				
L_A27/GNT2/HSENUM				
L_A29/INTAL_A30/REQ2				
LCL_D[0-31)]/AD[0-31] LCL_DP[03]/C/BE[0-3]				
PA[0–31]				
PB[4–31]				
PC[0-31]				
PD[4–31]				
TDO				
QREQ				

TCK,  $\overline{\text{TRST}}$  and  $\overline{\text{PORESET}}$  have min VIH = 2.5V. 1

<sup>2</sup> The leakage current is measured for nominal VDDH,VCCSYN, and VDD.
 <sup>3</sup> V<sub>IL</sub> for IIC interface does not match IIC standard, but does meet IIC standard for V<sub>OL</sub> and should not cause any compatibility issue.



Thermal Characteristics

<sup>4</sup> MPC8280, MPC8275VR, MPC8275ZQ only.

# 4 Thermal Characteristics

This table describes thermal characteristics. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," through Section 4.7, "References." For the these discussions,  $P_D = (V_{DD} \times I_{DD}) + PI/O$ , where PI/O is the power dissipation of the I/O drivers.

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—		27	0000	Natural convection
single-layer board <sup>1</sup>	$R_{ heta JA}$	21	°C/W	1 m/s
Junction-to-ambient-	5	19	- <b>-</b>	Natural convection
four-layer board	$R_{ hetaJA}$	16	°C/W	1 m/s
Junction-to-board <sup>2</sup>	R <sub>θJB</sub>	11	°C/W	—
Junction-to-case <sup>3</sup>	$R_{ extsf{ heta}JC}$	8	°C/W	—
Junction-to-package top <sup>4</sup>	$R_{ extsf{ heta}JT}$	2	°C/W	_

**Table 7. Thermal Characteristics** 

<sup>1</sup> Assumes no thermal vias

<sup>2</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>3</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

<sup>4</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_I - T_A$ ) are possible.



Thermal Characteristics

## 4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

## 4.5 **Experimental Determination**

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



# 7 Clock Configuration Modes

As shown in this table, the clocking mode is set according to two sources:

- PCI\_CFG[0]— An input signal. Also defined as "PCI\_HOST\_EN." See Chapter 6, "External Signals," and Chapter 9, "PCI Bridge," in the SoC reference manual.
- PCI\_MODCK—Bit 27 in the Hard Reset Configuration Word. See Chapter 5, "Reset," in the SoC reference manual.

Pi	Pins		PCI Clock Frequency Range (MHz)	Reference	
PCI_CFG[0] <sup>1</sup>	PCI_MODCK <sup>2</sup>	Clocking Mode	Torolock rrequency hange (Milz)		
0	0	PCI host	50–66	Table 17	
0	1		25–50	Table 18	
1	0	PCI agent	50–66	Table 19	
1	1		25–50	Table 20	

### Table 16. SoC Clocking Modes

<sup>1</sup> PCI\_HOST\_EN

<sup>2</sup> Determines PCI clock frequency range.

Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK\_H). Both the PLLs and the dividers are set according to the selected clock operation mode as described in the following sections.

## NOTE

Clock configurations change only after PORESET is asserted.

## NOTE: Tval (Output Hold)

The minimum Tval = 2 ns when  $PCI\_MODCK = 1$ , and the minimum Tval = 1 ns when  $PCI\_MODCK = 0$ . Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

## 7.1 PCI Host Mode

These tables show configurations for PCI host mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI host mode the input clock is the bus clock.

MODCK,H- MODCK[1-3]LowHighFactor <sup>4</sup> LowHighFactor <sup>5</sup> LowHighFactor <sup>5</sup> Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.33.5.050.00000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.33.5.050.00000_11050.066.73.5.1150.020.03.5.5150.03.5.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.03.5.33.5.050.00001_00150.066.73.5.1150.020.03.5.5250.033.33.5.050.00001_01050.066.73.5.1150.020.07.7350.046.63.0.050.00001_01050.066.74.4200.026.66.73.5.03.3.34.450.00001_010150.066.74.4200.026.66.73.5.03.3.34.450.00101_010150.066.7 </th <th>Clock /IHz)</th> <th></th> <th>PCI Division</th> <th>Clock Hz)</th> <th></th> <th>CPU Multiplication</th> <th>Clock Hz)</th> <th>CPM (M</th> <th>CPM Multiplication</th> <th>Clock Hz)</th> <th>Bus ( (MI</th> <th>Mode<sup>3</sup></th>	Clock /IHz)		PCI Division	Clock Hz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ( (MI	Mode <sup>3</sup>
0000_000         60.0         66.7         2         120.0         133.3         2.5         150.0         166.7         2         60.0           0000_001         50.0         66.7         2         100.0         133.3         3         150.0         200.0         2         50.0           0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         7         350.0         466.6	High	Low		High	Low		High	Low		High	Low	
0000_001         50.0         66.7         2         100.0         133.3         3         150.0         200.0         2         50.0           0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         23.3         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         23.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         33         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3         4         50.0           0010_000         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           Full Configuration Modes           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.           Full Configuration Modes           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.           0010_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3         4         50.           0010_001         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.           0010_011         50.0         66.7         4         200.0         266.6         8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state         Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_011         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         53.3         4 <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td>on Modes</td> <td>ifigurati</td> <td>ull Cor</td> <td>F</td> <td></td> <td></td> <td></td>		1			1	on Modes	ifigurati	ull Cor	F			
0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_100         75.0         100.0         4         300.0         400.0         5.5         375.0         500.0         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_010         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_010         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         50.0												
0010_010       50.0       66.7       4       200.0       266.6       7       350.0       466.6       4       50.0         0010_011       50.0       66.7       4       200.0       266.6       8       400.0       533.3       4       50.0         0010_011       50.0       66.7       4       200.0       266.6       8       400.0       533.3       4       50.0         0010_100       75.0       100.0       4       300.0       400.0       5       375.0       500.0       6       50.0         0010_101       75.0       100.0       4       300.0       400.0       5.5       412.5       549.9       6       50.0         0010_110       75.0       100.0       4       300.0       400.0       6       450.0       599.9       6       50.0         0011_000       50.0       66.7       5       250.0       333.3       5       50.0       50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_100         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved						Reserved						0100_000

 Table 17. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup>



Clock Configuration Modes

Mode <sup>3</sup>	Bus ( (MI	Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		CPU Clock (MHz) PCI Division			Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
1000_010	66.7	88.9	3	200.0	266.6	3.5	233.3	311.1	4	50.0	66.7
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	76.2	3.5	200.0	266.6	3.5	200.0	266.6	4	50.0	66.7
1001_011	57.1	76.2	3.5	200.0	266.6	4	228.6	304.7	4	50.0	66.7
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7
		r		1			1	1		r	
1001_101	85.7	114.3	3.5	300.0	400.0	5	428.6	571.4	6	50.0	66.7
1001_110	85.7	114.3	3.5	300.0	400.0	5.5	471.4	628.5	6	50.0	66.7
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3	685.6	6	50.0	66.7
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7
1010_101	100.0	133.3	2	200.0	266.6	2.5	250.0	333.3	4	50.0	66.7
1010_110		133.3			266.6	3	300.0		4	50.0	66.7
1010_111		133.3			266.6	3.5	350.0		4	50.0	66.7
	•	-		•			-	•	•	-	
1011_000						Reserved					
1011_001	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7
1011_010	80.0	106.7	2.5	200.0	266.6	3	240.0	320.0	4	50.0	66.7
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	280.0	373.3	4	50.0	66.7

 Table 17. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)



									•	,			
Mode <sup>3</sup>	Bus ( (MI	Clock Hz)	CPM Multiplication	CPM Clock (MHz)		(MHz)				(MHz)		PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	Low High	Factor <sup>6</sup>	Low	High		
1011_100	80.0	106.7	2.5	200.0	266.6	4	320.0	426.6	4	50.0	66.7		
1011_101	80.0	106.7	2.5	200.0	266.6	4.5	360.0	480.0	4	50.0	66.7		
1101_000	100.0	133.3	2.5	250.0	333.3	3	300.0	400.0	5	50.0	66.7		
1101_001	100.0	133.3	2.5	250.0	333.3	3.5	350.0	466.6	5	50.0	66.7		
1101_010	100.0	133.3	2.5	250.0	333.3	4	400.0	533.3	5	50.0	66.7		
1101_011	100.0	133.3	2.5	250.0	333.3	4.5	450.0	599.9	5	50.0	66.7		
1101_100	100.0	133.3	2.5	250.0	333.3	5	500.0	666.6	5	50.0	66.7		
1101_101	125.0	166.7	2	250.0	333.3	3	375.0	500.0	5	50.0	66.7		
1101_110	125.0	166.7	2	250.0	333.3	4	500.0	666.6	5	50.0	66.7		
1110_000	100.0	133.3	3	300.0	400.0	3.5	350.0	466.6	6	50.0	66.7		
1110_001	100.0	133.3	3	300.0	400.0	4	400.0	533.3	6	50.0	66.7		
1110_010	100.0	133.3	3	300.0	400.0	4.5	450.0	599.9	6	50.0	66.7		
1110_011	100.0	133.3	3	300.0	400.0	5	500.0	666.6	6	50.0	66.7		
1110_100	100.0	133.3	3	300.0	400.0	5.5	550.0	733.3	6	50.0	66.7		
1100_000						Reserved							
1100_001						Reserved							
1100_010						Reserved							

Table 17. Clock Configurations for PCI Host Mode (PC	I_MODCK=0) <sup>1,2</sup> (continued)
--	---------------------------------------

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. SeeTable 18 for lower range configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

<sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 0, the ratio of CPM\_CLK/PCI\_CLK should be calculated from SCCR[PCIDF] as follows:

 $CPM_CLK/PCI_CLK = (PCIDF + 1) / 2.$ 



### **Clock Configuration Modes**

- <sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 1, the ratio of CPM\_CLK/PCI\_CLK should be calculated from PCIDF as follows: PCIDF = 3 > CPM\_CLK/PCI\_CLK = 4 PCIDF = 5 > CPM\_CLK/PCI\_CLK = 6 PCIDF = 7 > CPM\_CLK/PCI\_CLK = 8
  - PCIDF = 9 > CPM\_CLK/PCI\_CLK = 5
  - PCIDF = B > CPM\_CLK/PCI\_CLK = 6

## 7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division	Bus Cloci (MHz)		
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High	
	Default Modes (MODCK_H=0000)											
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7	
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7	
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7	
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7	
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0	
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0	
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9	
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7	
			F	ull Con	figurat	ion Modes						
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3	
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3	
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3	
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3	
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0	
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0	
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0	
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0	

Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup>



**Clock Configuration Modes** 

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	ck Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	Low High	Factor	Low	High
0011_000				•		Reserved		•			
0011_001						Reserved					
0011_010						Reserved					
0011_011						Reserved					
0011_100						Reserved					
0100_000						Reserved					
0100_000	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0100_001	50.0	66.7	3		200.0	3.5	175.0		3	50.0	66.7
0100_011	50.0	66.7	3			4	200.0		3	50.0	66.7
0100_100	50.0	66.7	3		200.0	4.5	225.0		3	50.0	66.7
	I	I		I	I			I			I
0101_000	50.0	66.7	5	250.0	333.3	2.5	250.0	333.3	2.5	100.0	133.3
0101_001	50.0	66.7	5	250.0	333.3	3	300.0	400.0	2.5	100.0	133.3
0101_010	50.0	66.7	5	250.0	333.3	3.5	350.0	466.6	2.5	100.0	133.3
0101_011	50.0	66.7	5	250.0	333.3	4	400.0	533.3	2.5	100.0	133.3
0101_100	50.0	66.7	5	250.0	333.3	4.5	450.0	599.9	2.5	100.0	133.3
0101_101	50.0	66.7	5	250.0	333.3	5	500.0	666.6	2.5	100.0	133.3
0101_110	50.0	66.7	5	250.0	333.3	5.5	550.0	733.3	2.5	100.0	133.3
	I										
0110_000		n	1	n	n	Reserved	T	r		-	
0110_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
0110_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0110_011	50.0	66.7	4		266.6	4	266.7	355.5	3	66.7	88.9
0110_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
			1								<u> </u>
0111_000	50.0	66.7	3		200.0	2		200.0	2	75.0	100.0
0111_001	50.0	66.7	3		200.0	2.5	187.5		2	75.0	100.0
0111_010	50.0	66.7	3		200.0	3		300.0	2	75.0	100.0
0111_011	50.0	66.7	3	150.0	200.0	3.5	262.5	350.0	2	75.0	100.0

## Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)



Mode <sup>3</sup>		Clock Hz)	CPM Clock CPM (MHz) Multiplication			CPU	CPU Clock (MHz)		Bus	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Multiplication Factor <sup>5</sup>	Low High	Division Factor	Low	High	
	1										
1000_000			1			Reserved					r
1000_001	50.0	66.7	3	150.0	200.0	2.5	150.0	166.7	2.5	60.0	80.0
1000_010	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
1000_011	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
1000_100	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
1000_101	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
1001 000						Decembed					
1001_000						Reserved					
1001_001						Reserved					
1001_010						Reserved					
1001_011	50.0	66.7	4	200.0	266.6	4	200.0	266.6	4	50.0	66.7
1001_100	50.0	66.7	4	200.0	266.6	4.5	225.0	300.0	4	50.0	66.7
1010_000						Reserved					
1010_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
1010_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
1010_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
1010_100	50.0	66.7	4	200.0			300.0	400.0	3	66.7	88.9
	1										L
1011_000						Reserved					
1011_001	50.0	66.7	4	200.0	266.6	2.5	200.0	266.6	2.5	80.0	106.
1011_010	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.
1011_011	50.0	66.7	4	200.0	266.6	3.5	280.0	373.3	2.5	80.0	106.
1011_100	50.0	66.7	4	200.0			320.0	426.6	2.5	80.0	106.
									-		
	50.0	66.7	4	200.0	266.6	2.5	250.0	333.3	2	100.0	133.
1011_101	1	66.7	4	200.0	266.6	3	300.0	400.0	2	100.0	133.
1011_101 1011_110	50.0	00.7									

## Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)



Table 20. Clock Config	urations for PCI Agent	Mode (PCI MODCK=	1) <sup>1,2</sup> (continued)

Mode <sup>3</sup>	PCI ( (MI		CPM Multiplication	CPM Clock (MHz)				U Clock MHz) Bus Division		Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low High	Factor	Low	High	
0100_100	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0
0101_000	30.0	50.0	5	150.0	250.0	2.5	150.0	250.0	2.5	60.0	100.0
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0
0101_010	25.0	50.0	5	125.0	250.0	3.5	175.0	350.0	2.5	50.0	100.0
0101_011	25.0	50.0	5	125.0	250.0	4	200.0	400.0	2.5	50.0	100.0
0101_100	25.0	50.0	5	125.0	250.0	4.5	225.0	450.0	2.5	50.0	100.0
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0
0110_000		Reserved									
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3
				1	1					1	
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0
				1	1					1	
1000_000						Reserved					
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
						1					
1001_000						Reserved					
1001_001						Reserved					



Mode <sup>3</sup>		Clock Hz)	CPM Multiplication	(		CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	Eactor <sup>5</sup>	Factor <sup>5</sup>	Low	High	Factor	Low	High
1110_000	25.0	50.0	5	125.0	250.0	2.5	156.3	312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3	187.5	375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9	250.0	3.5	250.0	437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
1110_100	25.0	50.0	5	125.0	250.0	4	166.7	333.3	3	41.7	83.3
1110_101	25.0	50.0	5	125.0	250.0	4.5	187.5	375.0	3	41.7	83.3
1110_110	25.0	50.0	5	125.0	250.0	5	208.3	416.7	3	41.7	83.3
1110_111	25.0	50.0	5	125.0	250.0	5.5	229.2	458.3	3	41.7	83.3
	1	1	L	1	1		1	1			1
1100_000		Reserved									
1100_001		Reserved									
1100_010		Reserved									

### Table 20. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. See Table 19 for higher range configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

# 8 Pinout

This figure and table show the pin assignments and pinout for the 516 PBGA package.



Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
A3	0	B15
A3	1	A15
TT	0	В3
TT	1	E8
TT	2	D7
TT	3	C4
ΤŢ	4	E7
TBS	T	E3
TSIZ	ZO	E4
TSIZ	Z1	E5
TSIZ	72	C3
TSIZ	Z3	D5
AAC	D3	
ART	C2	
DBG/I	F16	
DBB/I	RQ3	D18
DC	)	AC1
D1		AA1
D2	2	V3
DS	3	R5
D4	1	P4
DS	5	M4
De	3	J4
70	7	G1
D	3	W6
DS	)	Y3
D1	0	V1
D1	1	N6
D1	2	Р3
D1	3	M2
D1	4	J5

## Table 21. Pinout (continued)



Pinout

## Table 21. Pinout (continued)

Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	Ball	
PCI_II	TDY	AF15
PCI_S	TOP	AE15
PCI_DE	VSEL	AE14
PCI_ID	DSEL	AC17
PCI_P	ERR	AD14
PCI_S	ERR	AD13
PCI_R	EQ0	AE20
PCI_REQ1/CI	PCI_HS_ES	AF14
PCI_G	NTO	AD20
PCI_GNT1/CP	CI_HS_LED	AE13
PCI_GNT2/CPC	CI_HS_ENUM	AF21
PCI_F	AST	AF22
PCI_I	NTA	AE21
PCI_R	EQ2	AB14
DLLC	DUT	AC22
PCI_/	AD0	AF7
PCI_/	AD1	AE10
PCI_/	AD2	AB10
PCI_/	AD3	AD10
PCI_/	AD4	AE9
PCI_/	AD5	AF8
PCI_/	AD6	AC10
PCI_/	AD7	AE11
PCI_/	AD8	AB11
PCI_/	AD9	AF10
PCI_A	D10	AF9
PCI_A	D11	AB12
PCI_A	D12	AC12
PCI_A	D13	AD12
PCI_A	D14	AF11
PCI_A	D15	AB13



Pin Na			
MPC8272/MPC8248 and MPC8271/MPC8247	Ball		
PA31/FCC1_MII_COL	FCC1_UT_TXENB	G22 <sup>3</sup>	
PB18/FCC2_MII_	HDLC_RXD3	T25 <sup>3</sup>	
PB19/FCC2_MII_	HDLC_RXD2	P22 <sup>3</sup>	
PB20/FCC2_MII_HE	DLC_RMII_RXD1	L25 <sup>3</sup>	
PB21/FCC2_MII_HDLC_RMII	_RXD0/FCC2_TRAN_RXD	J26 <sup>3</sup>	
PB22/FCC2_MII_HDLC_T> FCC2_RMI		U23 <sup>3</sup>	
PB23/FCC2_MII_HDLC_T	XD1/FCC2_RMII_TXD1	U26 <sup>3</sup>	
PB24/FCC2_MII_HDLC	_TXD2/L1RSYNCB2	M24 <sup>3</sup>	
PB25/FCC2_MII_HDLC	_TXD3/L1TSYNCB2	M23 <sup>3</sup>	
PB26/FCC2_MII_0	CRS/L1RXDB2	H24 <sup>3</sup>	
PB27/FCC2_MII_0	COL/L1TXDB2	E25 <sup>3</sup>	
PB28/FCC2_MII_RMII_RX	_ER/FCC2_RTS/TXD1	D26 <sup>3</sup>	
PB29/FCC2_MII_	_RMII_TX_EN	K21 <sup>3</sup>	
PB30/FCC2_MII_RX_DV/	FCC2_RMII_CRS_DV	D24 <sup>3</sup>	
PB31/FCC2_M	E23 <sup>3</sup>		
PC0/DREQ3/BRGO7/S	MSYN1/L1CLKOA2	AF23 <sup>3</sup>	
PC1/BRGO6	/L1RQA2	AD23 <sup>3</sup>	
PC4/SMRXD1/SI2_I	_1ST4/FCC2_CD	AB22 <sup>3</sup>	
PC5/SMTXD1/SI2_L	1ST3/FCC2_CTS	AE24 <sup>3</sup>	
PC6/FCC1_CD/SI2_L1ST2	FCC1_UT_RXADDR2	AF24 <sup>3</sup>	
PC7/FCC1_CTS	FCC1_UT_TXADDR2	AE26 <sup>3</sup>	
PC8/CD4/RTS1/SI	2_L1ST2/CTS3	AC24 <sup>3</sup>	
PC9/CTS4/L1	TSYNCA2	AA23 <sup>3</sup>	
PC10/CD3/0	JSB_RN	AB25 <sup>3</sup>	
PC11/CTS3/USB_	RP/L1TXD3A2	V22 <sup>3</sup>	
PC12	FCC1_UT_RXADDR1	AA26 <sup>3</sup>	
PC13/BRGO5	FCC1_UT_TXADDR1	V23 <sup>3</sup>	
PC14/CD1	FCC1_UT_RXADDR0	W24 <sup>3</sup>	
PC15/CTS1	FCC1_UT_TXADDR0	U24 <sup>3</sup>	
PC16/C	LK16	T23 <sup>3</sup>	



Pinout

## Table 21. Pinout (continued)

Pin Nan		
MPC8272/MPC8248 and MPC8271/MPC8247	Ball	
PC17/CLK15/BR0	T26 <sup>3</sup>	
PC18/CLK14/	TGATE2	R26 <sup>3</sup>
PC19/CLK13/BRG	GO7/TGATE1	P24 <sup>3</sup>
PC20/CLK12/	USBOE	L26 <sup>3</sup>
PC21/CLK11/BRG	GO6/CP_INT	L24 <sup>3</sup>
PC22/CLK10/DONE3	FCC1_UT_TXPRTY	L23 <sup>3</sup>
PC23/CLK9/BRGO	5/DACK3/CD1	K24 <sup>3</sup>
PC24/CLK8/TIN3/TOUT	4/DREQ2/BRGO1	K23 <sup>3</sup>
PC25/CLK7/BRGO4/	DACK2/SPISEL	F26 <sup>3</sup>
PC26/CLK6/TOU	JT3/TMCLK	H23 <sup>3</sup>
PC27/CLK5/BRGO3/TOUT1	FCC1_UT_RXPRTY	K22 <sup>3</sup>
PC28/CLK4/TIN1/T	OUT2/SPICLK	D25 <sup>3</sup>
PC29/CLK3/TIN2/E	BRGO2/CTS1	F24 <sup>3</sup>
PD7/SMSYN2	FCC1_UT_TXADDR3	AB21 <sup>3</sup>
PD14/I2C	SCL	AC26 <sup>3</sup>
PD15/I2C	SDA	Y23 <sup>3</sup>
PD16/SPIMISO	FCC1_UT_TXPRTY	AA25 <sup>3</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	Y26 <sup>3</sup>
PD18/SPICLK	FCC1_UT_RXADDR4	W25 <sup>3</sup>
PD19/SPISEL/BRGO1	FCC1_UT_TXADDR4	V25 <sup>3</sup>
PD20/RTS4/L1F	RSYNCA2	R24 <sup>3</sup>
PD21/TXD4/L1	IRXD0A2	P23 <sup>3</sup>
PD22/RXD4/L1	1TXD0A2	N25 <sup>3</sup>
PD23/RTS3/L	JSB_TP	K26 <sup>3</sup>
PD24/TXD3/L	JSB_TN	K25 <sup>3</sup>
PD25/RXD3/U	J25 <sup>3</sup>	
PD29/RTS1	FCC1_UT_RXADDR3	C26 <sup>3</sup>
PD30/TX	CD1	E24 <sup>3</sup>
PD31/RX	(D1	B25 <sup>3</sup>
VCCSY	Ń	C18
VCCSYI	N1	K6



**Package Description** 

# 9 Package Description

This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 13. Side View of the PBGA Package Remove

## 9.1 Package Parameters

This table provides package parameters.

Table 22. Package Parameters

Code	Туре	Outline (mm)	Interconnects	Pitch (mm)	Nominal Unmounted Height (mm)
VR, ZQ	PBGA	27 x 27	516	1	2.25

## NOTE: Temperature Reflow for the VR Package

In the VR package, sphere composition is lead-free (see Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Consult "Freescale PowerQUICC II Pb-Free Packaging Information" (MPC8250PBFREEPKG) available on www.freescale.com.

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2002–2011 Freescale Semiconductor, Inc.

Document Number: MPC8272EC Rev. 3 09/2011



