

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF


Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8247zqtiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This figure shows the block diagram of the SoC.





## 1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2\_LE) core
  - A core version of the MPC603e microprocessor
  - System core microprocessor supporting frequencies of 266–400 MHz
  - Separate 16 KB data and instruction caches:
    - Four-way set associative
    - Physically addressed
    - LRU replacement algorithm
  - Power Architecture®-compliant memory management unit (MMU)
  - Common on-chip processor (COP) test interface
  - Supports bus snooping for cache coherency



**DC Electrical Characteristics** 

Characteristic	Symbol	Min	Мах	Unit
I <sub>OL</sub> = 6.0mA	V <sub>OL</sub>	—	0.4	V
BR	_			
BG/IRQ6				
ABB/IRQ2				
TS				
A[0-31]				
TT[0-4]				
TBST				
TSIZE[0-3]				
AACK				
ARTRY				
DBG/IRQ7				
DBB/IRQ3				
IRQ5/TBEN/EXT_DBG3/CINT				
PSDVAL TA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
BADDR31/IRQ5/CINT				
CPU_BR/INT_OUT				
IRQ0/NMI_OUT				
PORESET/PCI_RST				
HRESET				
SRESET				
RSTCONF				

# Table 5. DC Electrical Characteristics<sup>1</sup> (continued)



#### **DC Electrical Characteristics**

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 5.3mA	V <sub>OL</sub>		0.4	V
<u>ČŠ</u> [0–5]	01			
CS6/BCTL1/SMI				
CS7/TLBSYNC				
BADDR27/ IRQ1				
BADDR28/ IRQ2				
ALE/ IRQ4				
BCTL0				
PWE[0-7]/PSDDQM[0-7]/PBS[0-7]				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4				
PSDAMUX/PGPL5				
PCI_CFG0 (PCI_HOST_EN)				
PCI_CFG1 (PCI_ARB_EN)				
PCI_CFG2 (DLL_ENABLE)				
MODCK1/RSRV/TC(0)/BNKSEL(0)				
MODCK2/CSE0/TC(1)/BNKSEL(1)				
MODCK3CSE1/TC(2)/BNKSEL(2)				
$I_{OL} = 3.2 \text{mA}$				
PCI_PAR				
PCI_FRAME				
PCI_TRDY				
PCI_IRDY				
PCI_STOP				
PCI_DEVSEL				
PCI_IDSEL				
PCI_PERR				
PCI_SERR				
PCI_REQ0				
PCI_REQ1/ CPI_HS_ES				
PCI_GNT0				
PCI_GNT1/ CPI_HS_LES				
PCI_GNT2/ CPI_HS_ENUM				
PCI_RST				
PCI_INTA				
PCI_REQ2				
DLLOUT				
PCI_AD(0-31)				
PCI_AD(0-31) PCI_C(0-3)/BE(0-3)				
PA[8–31]				
PB[18–31]				
PC[0–1,4–29]				
PD[7–25, 29–31]				
TDO				

## Table 5. DC Electrical Characteristics<sup>1</sup> (continued)

The default configuration of the CPM pins (PA[8-31], PB[18-31], PC[0-1,4-29], PD[7-25, 29-31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

 <sup>2</sup> TCK, TRST and PORESET have min VIH = 2.5V.
 <sup>3</sup> V<sub>IL</sub> for IIC interface does not match IIC standard, but does meet IIC standard for V<sub>OL</sub> and should not cause any compatibility issue.

<sup>4</sup> The leakage current is measured for nominal VDDH,VCCSYN, and VDD.



Thermal Characteristics

<sup>4</sup> MPC8280, MPC8275VR, MPC8275ZQ only.

# 4 Thermal Characteristics

This table describes thermal characteristics. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," through Section 4.7, "References." For the these discussions,  $P_D = (V_{DD} \times I_{DD}) + PI/O$ , where PI/O is the power dissipation of the I/O drivers.

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—	R <sub>θJA</sub> -	27	0000	Natural convection
single-layer board <sup>1</sup>		21	°C/W	1 m/s
Junction-to-ambient-	R <sub>θJA</sub>	19		Natural convection
four-layer board		16	°C/W	1 m/s
Junction-to-board <sup>2</sup>	R <sub>θJB</sub>	11	°C/W	—
Junction-to-case <sup>3</sup>	$R_{ extsf{ heta}JC}$	8	°C/W	—
Junction-to-package top <sup>4</sup>	$R_{ extsf{ heta}JT}$	2	°C/W	_

**Table 7. Thermal Characteristics** 

<sup>1</sup> Assumes no thermal vias

<sup>2</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>3</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

<sup>4</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_I - T_A$ ) are possible.



Thermal Characteristics

# 4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

## 4.5 **Experimental Determination**

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.


## 4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



This figure shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

This figure shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram

MODCK,H- MODCK[1-3]LowHighFactor <sup>4</sup> LowHighFactor <sup>5</sup> LowHighFactor <sup>5</sup> Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.0350.0000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.03.3.33.5.050.0000_11050.066.73.5.1150.020.03.5.5150.03.5.33.3.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.03.3.33.5.050.00001_00150.066.73.5.1150.020.07.5350.03.3.33.5.050.00001_01050.066.73.5150.020.07.5350.033.33.550.00001_01050.066.74.420.026.65.5250.033.34.450.00010_00150.066.74.420.026.66.630.040.050.050.00010_010150.0 <th>Clock /IHz)</th> <th></th> <th>PCI Division</th> <th>Clock Hz)</th> <th></th> <th>CPU Multiplication</th> <th>Clock Hz)</th> <th>CPM (M</th> <th>CPM Multiplication</th> <th>Clock Hz)</th> <th>Bus ( (MI</th> <th>Mode<sup>3</sup></th>	Clock /IHz)		PCI Division	Clock Hz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ( (MI	Mode <sup>3</sup>
0000_000         60.0         66.7         2         120.0         133.3         2.5         150.0         166.7         2         60.0           0000_001         50.0         66.7         2         100.0         133.3         3         150.0         200.0         2         50.0           0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         7         350.0         466.6	High	Low		High	Low		High	Low		High	Low	
0000_001         50.0         66.7         2         100.0         133.3         3         150.0         200.0         2         50.0           0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         23.3         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         23.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         33         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           Full Configuration Modes           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.           Full Configuration Modes           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.           0010_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3         4         50.           0010_001         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.           0010_011         50.0         66.7         4         200.0         266.6         8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state         Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_011         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         8         400.0         53.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         53.3         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         53.3         4		1			1	on Modes	ifigurati	ull Cor	F			
0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_100         75.0         100.0         4         300.0         400.0         5.5         375.0         500.0         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_010         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_010         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         50.0												
0010_010       50.0       66.7       4       200.0       266.6       7       350.0       466.6       4       50.0         0010_011       50.0       66.7       4       200.0       266.6       8       400.0       533.3       4       50.0         0010_011       50.0       66.7       4       200.0       266.6       8       400.0       533.3       4       50.0         0010_100       75.0       100.0       4       300.0       400.0       5       375.0       500.0       6       50.0         0010_101       75.0       100.0       4       300.0       400.0       5.5       412.5       549.9       6       50.0         0010_110       75.0       100.0       4       300.0       400.0       6       450.0       599.9       6       50.0         0011_000       50.0       66.7       5       250.0       333.3       5       50.0       50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_100         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved						Reserved						0100_000

 Table 17. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup>



Mode <sup>3</sup>		Clock CPM Clock (MHz) CPM (MHz) CPU		CPM (MHz)			CPU Clock (MHz)		PCI Division	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	Eactor <sup>4</sup> Eactor <sup>5</sup> Eactor <sup>6</sup>									High
1011_100	80.0	106.7	2.5	200.0	266.6	4	320.0	426.6	4	50.0	66.7
1011_101	80.0	106.7	2.5	200.0	266.6	4.5	360.0	480.0	4	50.0	66.7
1101_000	100.0	133.3	2.5	250.0	333.3	3	300.0	400.0	5	50.0	66.7
1101_001	100.0	133.3	2.5	250.0	333.3	3.5	350.0	466.6	5	50.0	66.7
1101_010	100.0	133.3	2.5	250.0	333.3	4	400.0	533.3	5	50.0	66.7
1101_011	100.0	133.3	2.5	250.0	333.3	4.5	450.0	599.9	5	50.0	66.7
1101_100	100.0	133.3	2.5	250.0	333.3	5	500.0	666.6	5	50.0	66.7
1101_101	125.0	166.7	2	250.0	333.3	3	375.0	500.0	5	50.0	66.7
1101_110	125.0	166.7	2	250.0	333.3	4	500.0	666.6	5	50.0	66.7
1110_000	100.0	133.3	3	300.0	400.0	3.5	350.0	466.6	6	50.0	66.7
1110_001	100.0	133.3	3	300.0	400.0	4	400.0	533.3	6	50.0	66.7
1110_010	100.0	133.3	3	300.0	400.0	4.5	450.0	599.9	6	50.0	66.7
1110_011	100.0	133.3	3	300.0	400.0	5	500.0	666.6	6	50.0	66.7
1110_100	100.0         133.3         3         300.0         400.0         5.5         550.0         733.3         6         50.0         66.7								66.7		
1100_000	0 Reserved										
1100_001						Reserved					
1100_010						Reserved					

Table 17. Clock Configurations for PCI Host Mode (PC	I_MODCK=0) <sup>1,2</sup> (continued)
--	---------------------------------------

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. SeeTable 18 for lower range configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

<sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 0, the ratio of CPM\_CLK/PCI\_CLK should be calculated from SCCR[PCIDF] as follows:

 $CPM_CLK/PCI_CLK = (PCIDF + 1) / 2.$ 



Mode <sup>3</sup>	Bus (		СРМ		Clock Hz)	CPU		Clock	PCI		Clock Hz)
	(MI	12)	CPM Multiplication	(IVI)	nz)	Multiplication	(11)	Hz)	Division	(1/1	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0
					•			•		•	•
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
											•
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
											•
1010_101	100.0	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0
1010_110	100.0	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0
1010_111	100.0	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0
					1			1		1	
1011_000						Reserved					
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0



**Clock Configuration Modes** 

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
0011_000		Reserved									
0011_001						Reserved					
0011_010						Reserved					
0011_011						Reserved					
0011_100						Reserved					
0100_000						Reserved					
0100_000	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0100_001	50.0	66.7	3		200.0	3.5	175.0		3	50.0	66.7
0100_011	50.0	66.7	3	150.0		4	200.0		3	50.0	66.7
0100_100	50.0	66.7	3		200.0	4.5	225.0		3	50.0	66.7
	I									I	
0101_000	50.0	66.7	5	250.0	333.3	2.5	250.0	333.3	2.5	100.0	133.3
0101_001	50.0	66.7	5	250.0	333.3	3	300.0	400.0	2.5	100.0	133.3
0101_010	50.0	66.7	5	250.0	333.3	3.5	350.0	466.6	2.5	100.0	133.3
0101_011	50.0	66.7	5	250.0	333.3	4	400.0	533.3	2.5	100.0	133.3
0101_100	50.0	66.7	5	250.0	333.3	4.5	450.0	599.9	2.5	100.0	133.3
0101_101	50.0	66.7	5	250.0	333.3	5	500.0	666.6	2.5	100.0	133.3
0101_110	50.0	66.7	5	250.0	333.3	5.5	550.0	733.3	2.5	100.0	133.3
	I										
0110_000		n	1	n	n	Reserved	T	r		-	
0110_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
0110_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0110_011	50.0	66.7	4		266.6	4	266.7	355.5	3	66.7	88.9
0110_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
			1				1				<u> </u>
0111_000	50.0	66.7	3		200.0	2		200.0	2	75.0	100.0
0111_001	50.0	66.7	3		200.0	2.5	187.5		2	75.0	100.0
0111_010	50.0	66.7	3		200.0	3		300.0	2	75.0	100.0
0111_011	50.0	66.7	3	150.0	200.0	3.5	262.5	350.0	2	75.0	100.0

## Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)



Mode <sup>3</sup>		PCI Clock CPM Clock CPU Clock Bus Clock (MHz) CPM (MHz) CPU (MHz) Bus (MHz) Multiplication Division									
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1110_000	25.0	50.0	5	125.0	250.0	2.5	156.3	312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3	187.5	375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9	250.0	3.5	250.0	437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
1110_100	25.0	50.0	5	125.0	250.0	4	166.7	333.3	3	41.7	83.3
1110_101	25.0	50.0	5	125.0	250.0	4.5	187.5	375.0	3	41.7	83.3
1110_110	25.0	50.0	5	125.0	250.0	5	208.3	416.7	3	41.7	83.3
1110_111	25.0	50.0	5	125.0	250.0	5.5	229.2	458.3	3	41.7	83.3
1100_000	Reserved										
1100_001		Reserved									
1100_010						Reserved					

### Table 20. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. See Table 19 for higher range configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/bus clock


<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

# 8 Pinout

This figure and table show the pin assignments and pinout for the 516 PBGA package.



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
BR		A19
BG/IRQ6		D2
ABB/IRQ2		C1



Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
D15		G3
D16		AB3
D1	17	Y1
D1	18	Τ4
D1	19	Т3
D2	20	P2
D2	21	M1
D2	22	J1
D2	23	G4
D2	24	AB2
D2	25	W4
D2	26	V2
D27		T1
D28		N5
D29		L1
De	30	H1
DS	31	G5
De	32	W5
D33		W2
De	34	Т5
DS	35	T2
DS	36	N1
D37		K3
D38		H2
D39		F1
D40		AA2
D41		W1
D4	D42	
D4	43	R2
D4	14	N2
D45		L2

### Table 21. Pinout (continued)



Pinout

Table 21. Pinout (continued)				
Pin Name				
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball		
D	46	H4		
D	47	F2		
D	48	AB1		
D	49	U4		
D	50	U1		
D	51	R3		
D	52	N3		
D	53	K2		
D	54	H5		
D	55	F4		
D	56	AA3		
D	57	U5		
D58		U2		
D59		P5		
D60		М3		
D61		K4		
D62		НЗ		
D63		E1		
IRQ3/CKSTP_OUT/EXT_BR3		B16		
IRQ4/CORE_SRESET/EXT_BG3		C15		
IRQ5/TBEN/EXT_DBG3/CINT		Y4		
PSDVAL		C19		
TA		AA4		
TEA		AB6		
GBL/IRQ1		D15		
CI/BADDR29/IRQ2		D16		
WT/BADDR30/IRQ3		C16		
BADDR31	/IRQ5/CINT	E17		
CPU_BR	/INT_OUT	B20		
C	SO	AE6		

### Table 21. Pinout (continued)

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3

CS1

AD7



Table 21. Pinout (	continued)
--------------------	------------

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PCI_AD16		AE16
PCI_A	D17	AF17
PCI_A	D18	AD16
PCI_A	D19	AC16
PCI_A	D20	AF18
PCI_A	D21	AB16
PCI_A	D22	AD17
PCI_A	D23	AF19
PCI_A	D24	AB17
PCI_A	D25	AF20
PCI_A	D26	AE19
PCI_A	D27	AC18
PCI_AD28		AB18
PCI_AD29		AD19
PCI_AD30		AD21
PCI_AD31		AC20
PCI_C0/BE0		AE12
PCI_C1/BE1		AF13
PCI_C2/BE2		AC15
PCI_C3	3/BE3	AE18
IRQ0/NM	II_OUT	A17
TRS	T <sup>2</sup>	E21
тск		B22
TMS		C23
TDI		B24
TDO		A22
TRIS		B23
PORESET <sup>2</sup> /PCI_RST		C24
HRES	SET	D22
SRES	SET	F22
RSTCONF		A24



Pinout

### Table 21. Pinout (continued)

Pin Nan		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PC17/CLK15/BR0	GO8/DONE2	T26 <sup>3</sup>
PC18/CLK14/	TGATE2	R26 <sup>3</sup>
PC19/CLK13/BRG	GO7/TGATE1	P24 <sup>3</sup>
PC20/CLK12/	USBOE	L26 <sup>3</sup>
PC21/CLK11/BRG	GO6/CP_INT	L24 <sup>3</sup>
PC22/CLK10/DONE3	FCC1_UT_TXPRTY	L23 <sup>3</sup>
PC23/CLK9/BRGO	5/DACK3/CD1	K24 <sup>3</sup>
PC24/CLK8/TIN3/TOUT	4/DREQ2/BRGO1	K23 <sup>3</sup>
PC25/CLK7/BRGO4/	DACK2/SPISEL	F26 <sup>3</sup>
PC26/CLK6/TOU	JT3/TMCLK	H23 <sup>3</sup>
PC27/CLK5/BRGO3/TOUT1	FCC1_UT_RXPRTY	K22 <sup>3</sup>
PC28/CLK4/TIN1/TOUT2/SPICLK		D25 <sup>3</sup>
PC29/CLK3/TIN2/BRGO2/CTS1		F24 <sup>3</sup>
PD7/SMSYN2	FCC1_UT_TXADDR3	AB21 <sup>3</sup>
PD14/I2CSCL		AC26 <sup>3</sup>
PD15/I2CSDA		Y23 <sup>3</sup>
PD16/SPIMISO	FCC1_UT_TXPRTY	AA25 <sup>3</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	Y26 <sup>3</sup>
PD18/SPICLK	FCC1_UT_RXADDR4	W25 <sup>3</sup>
PD19/SPISEL/BRGO1	FCC1_UT_TXADDR4	V25 <sup>3</sup>
PD20/RTS4/L1F	RSYNCA2	R24 <sup>3</sup>
PD21/TXD4/L1RXD0A2		P23 <sup>3</sup>
PD22/RXD4/L1	1TXD0A2	N25 <sup>3</sup>
PD23/RTS3/L	JSB_TP	K26 <sup>3</sup>
PD24/TXD3/USB_TN		K25 <sup>3</sup>
PD25/RXD3/USB_RXD		J25 <sup>3</sup>
PD29/RTS1	FCC1_UT_RXADDR3	C26 <sup>3</sup>
PD30/TX	CD1	E24 <sup>3</sup>
PD31/RX	(D1	B25 <sup>3</sup>
VCCSY	Ń	C18
VCCSYN1		K6



## 9.2 Mechanical Dimensions

This figure provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.




Figure 14. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA



Ordering Information

# **10 Ordering Information**

This figure provides an example of the Freescale part numbering nomenclature for the SoC. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 15. Freescale Part Number Key

# **11 Document Revision History**

This table summarizes changes to this document.

Table 23. Document Revision History
-------------------------------------

Revision	Date	Substantive Changes
3	09/2011	In Figure 15, "Freescale Part Number Key," added speed decoding information below processor frequency information.
2	12/2008	<ul> <li>Modified Figure 5, "SCC/SMC/SPI/I2C External Clock Diagram," and added second section of figure notes.</li> <li>In Table 12, modified "Data bus in pipeline mode" row and showed 66 MHz as "N/A."</li> <li>In Section 10, "Ordering Information," added "F = 133" to CPU/CPM/Bus Frequency.</li> <li>Added footnote concerning CPM_CLK/PCI_CLK ratio to column "PCI Division Factor" in Table 17, "Clock Configurations for PCI Host Mode (PCI_MODCK=0)," and Table 18, "Clock Configurations for PCI Host Mode (PCI_MODCK=1),."</li> <li>Removed overbar from DLL_ENABLE in Table 21, "Pinout."</li> </ul>
1.5	12/2006	• Section 6, "AC Electrical Characteristics," removed deratings statement and clarified AC timing descriptions.
1.4	05/2006	Added row for 133 MHz configurations to Table 8.
1.3	02/2006	Inserted Section 6.3, "JTAG Timings."



Revision	Date	Substantive Changes
1.2	09/2005	<ul> <li>Added 133-MHz to the list of frequencies in the opening sentence of Section 6, "AC Electrical Characteristics".</li> <li>Added 133 MHz columns to Table 9, Table 11, Table 12, and Table 13.</li> <li>Added footnote 2 to Table 13.</li> <li>Added the conditions note directly above Table 12.</li> </ul>
1.1	01/2005	Modification for correct display of assertion level ("overbar") for some signals
1.0	12/2004	<ul> <li>Section 1.1: Added 8:1 ratio to Internal CPM/bus clock multiplier values</li> <li>Section 2: removed voltage tracking note</li> <li>Table 3: Note 2 updated regarding VDD/VCCSYN relationship to VDDH during power-on reset</li> <li>Table 4: Updated VDD and VCCSYN to 1.425 V - 1.575 V</li> <li>Table 8: Note 2 updated to reflect VIH=2.5 for TCK, TRST, PORESET; request for external pull-up removed.</li> <li>Section 4.6: Updated description of layout practices</li> <li>Table 8: Note 3 added regarding IIC compatibility</li> <li>Table 8: Note 3 added regarding IIC compatibility</li> <li>Table 8: Note 3 added regarding IIC compatibility</li> <li>Table 9: updated PCI impedance to 27Ω, updated 60x and MEMC values and added note to reflect configurable impedance</li> <li>Section 6: Added sentence providing derating factor</li> <li>Section 6.1: added Note: Rise/Fall Time on CPM Input Pins</li> <li>Table 9: updated values for following specs: sp36b, sp37a, sp38a, sp39a, sp38b, sp40, sp41, sp42, sp43, sp42a</li> <li>Table 11: updated values for following specs: sp16a, sp16b, sp18a, sp18b, sp20, sp21, sp22</li> <li>Section 6.2: added Spread spectrum clocking note</li> <li>Section 7: unit of ns added to Tval notes</li> <li>Section 7: unit of ns added to Tval notes</li> <li>Section 7: Updated all notes to reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz.</li> <li>Section 7: "Clock Configuration Modes": Updated all table footnotes reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz.</li> <li>Section 7: Table 21: cornect superscript of footnote number after pin AD22</li> <li>Table 21: remove DONE3 from PC12</li> <li>Table 21: signals referring to TDMs C2 and D2 removed</li> </ul>



**Document Revision History** 

Revision	Date	Substantive Changes
Revision 0.2	Date 12/2003	<ul> <li>Table 1: New</li> <li>Table 2: New</li> <li>Table 4: Modification of VDD and VCCSYN to 1.45–1.60 V</li> <li>Table 8: Addition of note 2 regarding TRST and PORESET (see V<sub>IH</sub> row of Table 8)</li> <li>Table 8 and Table 21: Addition of muxed signals CPCL_HS_ES to PCL_REQT (AF14)</li> <li>CPCL_HS_LED to PCL_GNT1 (AE13)</li> <li>CPCL_HS_ENUM to PCL_GNT2 (AF21)</li> <li>Table 8 and Table 21: Modification of PCI signal names for consistency with PCI signal names on other PowerQUICC II devices:</li> <li>PCL_CFG0 (PCI_HOST_EN) (AC21)</li> <li>PCL_CFG1 (PCI_ARB_EN) (AE22)</li> <li>PCL_CFG2 (DLL_ENABLE) (AE23)</li> <li>PCL_PAR (AF12)</li> <li>PCL_FRAME (AD15)</li> <li>PCI_TRD7 (AF16)</li> <li>PCI_TRD7 (AF16)</li> <li>PCI_TRD7 (AF15)</li> <li>DEVSEL (AE14)</li> <li>PCL_DSEL (AC17)</li> <li>PCI_RER (AD13)</li> <li>PCI_RER (AD13)</li> <li>PCI_REQO-2 (AAE20, AF14, AB14)</li> <li>PCI_CO-3 (AE12, AF13, AC15, AE18)</li> <li>PCL_AD0-31</li> <li>Table 8 and Table 21: Corrected assertion level (added "-") PCI_HOST_EN (AC21) and PCI_ARB_EN (AE22)</li> <li>Table 7: Addition of H<sub>8UT</sub> and note 4</li> <li>Section 7, "Clock Configuration Modes": Modification to first paragraph. Note that PCI_MODCK is a bit in the Hard Reset Configuration Word. It is not an input signal as it is in the MPCR260 Family and MC260 Family.</li> <li>Addition of note 2 to TRST (E21) and PORESET (C24)</li> <li>Table 21: Addition of note 2 to TRST (E21) and PORESET (C24)</li> </ul>
		<ul> <li>Table 21: Removal of Spare0 (AD24). This pin is now a "No connect." Note 5 unchanged.</li> <li>Table 21: Addition of PCI_MODE (AD22). This pin was previously listed as "Ground." Addition of note 1.</li> </ul>
0.1	9/2003	<ul> <li>Addition of the MPC8271 and the MPC8247 (these devices do not have a security engine)</li> <li>Table 8: Addition of note 2 to V<sub>IH</sub></li> <li>Table 8: Changed I<sub>OL</sub> for 60x signals to 6.0 mA</li> <li>Modification of note 1 for Table 17, Table 18, Table 19, and Table 20</li> <li>Table 21: Addition of ball AD9 to GND. In rev 0 of this document, AD8 was listed as assigned to both CS5 and GND. AD8 is only assigned to CS5.</li> <li>Table 21: Addition of note 4 to Thermal0 (D19) and Thermal1(J3)</li> <li>Addition of ZQ package code to Figure 15</li> </ul>
0	5/2003	NDA release

## Table 23. Document Revision History (continued)