

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XF

Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	·
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8248cvrmiba

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

1 Overview

This table shows the functionality supported by each SoC in the MPC8272 family.

			SoCs		
Functionality		MPC8272	MPC8248	MPC8271	MPC8247
	Package ¹				
Serial communications controllers (SCCs)		3	3	3	3
QUICC multi-channel controller (QMC)		Yes	Yes	Yes	Yes
Fast communication controllers (FCCs)		2	2	2	2
I-Cache (Kbyte)		16	16	16	16
D-Cache (Kbyte)		16	16	16	16
Ethernet (10/100)		2	2	2	2
UTOPIA II Ports		1	0	1	0
Multi-channel controllers (MCCs)		0	0	0	0
PCI bridge		Yes	Yes	Yes	Yes
Transmission convergence (TC) layer		_	—	—	_
Inverse multiplexing for ATM (IMA)		_	—	—	—
Universal serial bus (USB) 2.0 full/low rate		1	1	1	1
Security engine (SEC)		Yes	Yes	—	—

Table 1. MPC8272 PowerQUICC II Family Functionality

¹ See Table 2.


Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in . For package ordering information, see Section 10, "Ordering Information."

Code (Package)	VR (516 PBGA—Lead free)	ZQ (516 PBGA—Lead spheres)
	MPC8272VR	MPC8272ZQ
Device	MPC8248VR	MPC8248ZQ
Device	MPC8271VR	MPC8271ZQ
	MPC8247VR	MPC8247ZQ

Table 2. MPC8272 PowerQUICC II Device Packages



This figure shows the block diagram of the SoC.





1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the MPC603e microprocessor
 - System core microprocessor supporting frequencies of 266–400 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - Supports bus snooping for cache coherency





- Integrated security engine (SEC) (MPC8272 and MPC8248 only)
 - Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms in hardware
- Communications processor module (CPM)
 - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
 - Interfaces to G2_LE core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 16 KB plus 4 KB dedicated instruction RAM.)
 - Microcode tracing capabilities
 - Eight CPM trap registers
- Universal serial bus (USB) controller
 - Supports USB 2.0 full/low rate compatible
 - USB host mode
 - Supports control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - NRZI encoding/decoding with bit stuffing
 - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
 - Flexible data buffers with multiple buffers per frame
 - Supports local loopback mode for diagnostics (12 Mbps only)
 - Supports USB slave mode
 - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - CRC5 checking
 - NRZI encoding/decoding with bit stuffing
 - 12- or 1.5-Mbps data rate
 - Flexible data buffers with multiple buffers per frame
 - Automatic retransmission upon transmit error
 - Serial DMA channels for receive and transmit on all serial channels
 - Parallel I/O registers with open-drain and interrupt capability
 - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
 - Two fast communication controllers (FCCs) supporting the following protocols:
 - 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
 - Transparent
 - HDLC—up to T3 rates (clear channel)



Overview

- One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
- Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BiSync) communications
 - Transparent
 - QUICC multichannel controller (QMC) up to 64 channels
 - Independent transmit and receive routing, frame synchronization.
 - Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways
 - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
 - Subchanneling on each time slot.
 - Independent transmit and receive routing, frame synchronization and clocking
 - Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter
 - Supports H1,H11, and H12 channels
 - Allows dynamic allocation of channels
 - SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
 - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
 - Transparent
 - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I^2C controller (identical to the MPC860 I^2C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
 - Supports one groups of two TDM channels
 - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers



- PCI bridge
 - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
 - On-chip arbitration
 - Support for PCI to 60x memory and 60x memory to PCI streaming
 - PCI host bridge or peripheral capabilities
 - Includes four DMA channels for the following transfers:
 - PCI-to-60x to 60x-to-PCI
 - 60x-to-PCI to PCI-to-60x
 - PCI-to-60x to PCI-to-60x
 - 60x-to-PCI to 60x-to-PCI
 - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
 - Supports the I_2O standard
 - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
 - Support for 66 MHz, 3.3 V specification
 - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

2 **Operating Conditions**

This table shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings¹

Rating	Symbol	Value	Unit
Core supply voltage ²	VDD	-0.3 - 2.25	V
PLL supply voltage ²	VCCSYN	-0.3 - 2.25	V
I/O supply voltage ³	VDDH	-0.3 - 4.0	V
Input voltage ⁴	VIN	GND(-0.3) - 3.6	V
Junction temperature	Тј	120	°C
Storage temperature range	T _{STG}	(–55) – (+150)	°C

¹ Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

- ² Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
- ³ Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
- ⁴ Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



Operating Conditions

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

•	•	
Rating	Symbol	Value
Core supply voltage	VDD	1.425 – 575
PLL supply voltage	VCCSYN	1.425 – 575

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions¹

 Ambient temperature
 T_A
 0-70²
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

² Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_i}$.

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105²



Characteristic	Symbol	Min	Max	Unit
I _{OL} = 5.3mA	V _{OL}		0.4	V
<u>ČŠ</u> [0–5]	01			
CS6/BCTL1/SMI				
CS7/TLBSYNC				
BADDR27/ IRQ1				
BADDR28/ IRQ2				
ALE/ IRQ4				
BCTL0				
PWE[0-7]/PSDDQM[0-7]/PBS[0-7]				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4				
PSDAMUX/PGPL5				
PCI_CFG0 (PCI_HOST_EN)				
PCI_CFG1 (PCI_ARB_EN)				
PCI_CFG2 (DLL_ENABLE)				
MODCK1/RSRV/TC(0)/BNKSEL(0)				
MODCK2/CSE0/TC(1)/BNKSEL(1)				
MODCK3CSE1/TC(2)/BNKSEL(2)				
$I_{OL} = 3.2 \text{mA}$				
PCI_PAR				
PCI_FRAME				
PCI_TRDY				
PCI_IRDY				
PCI_STOP				
PCI_DEVSEL				
PCI_IDSEL				
PCI_PERR				
PCI_SERR				
PCI_REQ0				
PCI_REQ1/ CPI_HS_ES				
PCI_GNT0				
PCI_GNT1/ CPI_HS_LES				
PCI_GNT2/ CPI_HS_ENUM				
PCI_RST				
PCI_INTA				
PCI_REQ2				
DLLOUT				
PCI_AD(0-31)				
PCI_AD(0-31) PCI_C(0-3)/BE(0-3)				
PA[8–31]				
PB[18–31]				
PC[0–1,4–29]				
PD[7–25, 29–31]				
TDO				

Table 5. DC Electrical Characteristics¹ (continued)

The default configuration of the CPM pins (PA[8-31], PB[18-31], PC[0-1,4-29], PD[7-25, 29-31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

 ² TCK, TRST and PORESET have min VIH = 2.5V.
 ³ V_{IL} for IIC interface does not match IIC standard, but does meet IIC standard for V_{OL} and should not cause any compatibility issue.

⁴ The leakage current is measured for nominal VDDH,VCCSYN, and VDD.



Thermal Characteristics

⁴ MPC8280, MPC8275VR, MPC8275ZQ only.

4 Thermal Characteristics

This table describes thermal characteristics. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," through Section 4.7, "References." For the these discussions, $P_D = (V_{DD} \times I_{DD}) + PI/O$, where PI/O is the power dissipation of the I/O drivers.

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—		27	0000	Natural convection
single-layer board ¹	R _{θJA}	21	°C/W	1 m/s
Junction-to-ambient-	5	19	- -	Natural convection
four-layer board	$R_{ heta JA}$	16	°C/W	1 m/s
Junction-to-board ²	R _{θJB}	11	°C/W	—
Junction-to-case ³	$R_{ extsf{ heta}JC}$	8	°C/W	—
Junction-to-package top ⁴	$R_{ extsf{ heta}JT}$	2	°C/W	_

Table 7. Thermal Characteristics

¹ Assumes no thermal vias

² Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

³ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁴ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.



4.7 References

Semiconductor Equipment and Materials International(415) 964-5111 805 East Middlefield Rd. Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) Specifications800-854-7179 or (Available from Global Engineering Documents)303-397-7956

JEDEC Specifications http://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

5 **Power Dissipation**

This table provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink. For a complete list of possible clock configurations, see Section 7, "Clock Configuration Modes."

	СРМ	сри			P _{INT} (W) ^{2,3}			
Bus (MHz)	Bus Multiplication CPM Multiplication CPU	Bus (MHz) Multiplication CPM (MHz) Multiplication (MHz)		Vddi 1	.5 Volts			
					Nominal	Maximum		
66.67	3	200	4	266	1	1.2		
100	2	200	3	300	1.1	1.3		
100	2	200	4	400	1.3	1.5		
133	2	267	3	400	1.5	1.8		

Table 8. Estimated Power Dissipation for Various Configurations¹

¹ Test temperature = 105° C

² $P_{INT} = I_{DD} \times V_{DD}$ Watts

³ Values do not include I/O. Add the following estimates for active I/O based on the following bus speeds:

66.7 MHz = 0.35 W (nominal), 0.4 W (maximum)

83.3 MHz = 0.4 W (nominal), 0.5 W (maximum)

100 MHz = 0.5 W (nominal), 0.6 W (maximum)

133 MHz = 0.7 W (nominal), 0.8 W (maximum)



6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100/133 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Output Buffers	Typical Impedance (Ω)
60x bus	45 or 27 ²
Memory controller	45 or 27 ²
Parallel I/O	45
PCI	27

¹ These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

² Impedance value is selected through SIUMCR[20,21]. See the SoC reference manual.

6.1 CPM AC Characteristics

This table lists CPM output characteristics.


Spec Number			Value (ns)							
Max Min		Characteristic	N	laximu	m Dela	iy	Minimum Delay			
		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz	
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	5.5	0.5	0.5	0.5	0.5
sp36b	sp37b	FCC outputs—external clock (NMSI)	8	8	8	8	2	2	2	2
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	10	10	10	10	0	0	0	0
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	8	8	8	8	2	2	2	2
sp40	sp41	TDM outputs/SI	11	11	11	11	2.5	2.5	2.5	2.5
sp42	sp43	TIMER/IDMA outputs	11	11	11	11	0.5	0.5	0.5	0.5
sp42a	sp43a	PIO outputs	11	11	11	11	0.5	0.5	0.5	0.5

Table 10. AC Characteristics for CPM Outputs¹

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.



This figure shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

6.2 SIU AC Characteristics

This table lists SIU input characteristics.

NOTE: CLKIN Jitter and Duty Cycle

The CLKIN input to the SoC should not exceed +/- 150 psec of jitter (peak-to-peak). This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60.

NOTE: Spread Spectrum Clocking

Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 60 KHz modulation rate regardless of input frequency.

NOTE: PCI AC Timing

The SoC meets the timing requirements of *PCI Specification Revision 2.2.* See Section 7, "Clock Configuration Modes," and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.



NOTE: Conditions

The following conditions must be met in order to operate the MPC8272 family devices with 133 MHz bus: single PowerQUICC II Bus mode must be used (no external master, BCR[EBM] = 0); data bus must be in Pipeline mode (BRx[DR] = 1); internal arbiter and memory controller must be used. For expected load of above 40 pF, it is recommended that data and address buses be configured to low (25 Ω) impedance (SIUMCR[HLBE0] = 1, SIUMCR[HLBE1] = 1).

Spec Number			Value (ns)							
	Characteristic	Setup				Hold				
Setup	Hold		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz
sp11	sp10	AACK/TA/TS/DBG/BG/BR/ARTRY/TEA	6	5	3.5	N/A	0.5	0.5	0.5	N/A
sp12	sp10	Data bus in normal mode	5	4	3.5	N/A	0.5	0.5	0.5	N/A
sp13	sp10	Data bus in pipeline mode (without ECC and PARITY)	N/A	4	2.5	1.5	N/A	0.5	0.5	0.5
sp15	sp10	All other pins	5	4	3.5	N/A	0.5	0.5	0.5	N/A

Table 12. AC Characteristics for SIU Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

This table lists SIU output characteristics.

Table 13. AC Characteristics for SIU Outputs¹

Spec N	Spec Number				Value (ns)								
		Characteristic	ſ	Maximu	m Delay	/		Minimu	m Delay	,			
Мах	Min		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz			
sp31	sp30	PSDVAL/TEA/TA	7	6	5.5	N/A	1	1	1	N/A			
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	5.5	4.5 ²	1	1	1	1 ²			
sp33	sp30	Data bus ³	6.5	6.5	5.5	4.5	0.8	0.8	0.8	1			
sp34	sp30	Memory controller signals/ALE	6	5.5	5.5	4.5	1	1	1	1			
sp35	sp30	All other signals	6	5.5	5.5	N/A	1	1	1	N/A			

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

² Value is for ADD only; other sp32/sp30 signals are not applicable.

³ To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.



This figure shows signal behavior in MEMC mode.




Figure 10. MEMC Mode Diagram

NOTE

Generally, all SoC bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 14.

Table 14.	. Tick Spacing for Memory Controller Signals
-----------	--

PLL Clock Ratio	Tick Spacing (T1 Occurs at the Rising Edge of CLKin)					
	T2	тз	Т4			
1:2, 1:3, 1:4, 1:5, 1:6	1/4 CLKin	1/2 CLKin	3/4 CLKin			
1:2.5	3/10 CLKin	1/2 CLKin	8/10 CLKin			
1:3.5	4/14 CLKin	1/2 CLKin	11/14 CLKin			

This table is a representation of the information in Table 14.




Figure 11. Internal Tick Spacing for Memory Controller Signals



NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

6.3 JTAG Timings

This table lists the JTAG timings.

Parameter	Symbol ²	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f _{JTG}	0	33.3	MHz	—
JTAG external clock cycle time	t _{JTG}	30		ns	—
JTAG external clock pulse width measured at 1.4V	t _{JTKHKL}	15		ns	—
JTAG external clock rise and fall times	t _{JTGR} and t _{JTGF}	0	5	ns	6
TRST assert time	t _{TRST}	25	_	ns	3,6
Input setup times Boundary-scan data TMS, TDI	t _{JTDVKH} t _{JTIVKH}	4 4	_	ns ns	4,7 4,7
Input hold times Boundary-scan data TMS, TDI	t _{JTDXKH} t _{JTIXKH}	10 10		ns ns	4,7 4,7
Output valid times Boundary-scan data TDO	t _{JTKLDV} t _{JTKLOV}		10 10	ns ns	5 7 5 7
Output hold times Boundary-scan data TDO	t _{JTKLDX} t _{JTKLOX}	1 1		ns ns	5 7 5 7
JTAG external clock to output high impedance Boundary-scan data TDO	t _{JTKLDZ} t _{JTKLOZ}	1	10 10	ns ns	5,6 5,6

Table 15. JTAG Timings¹

^I All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

² The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}}

- ³ TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- ⁴ Non-JTAG signal input timing with respect to t_{TCLK}.
- ⁵ Non-JTAG signal output timing with respect to t_{TCLK}.
- ⁶ Guaranteed by design.
- ⁷ Guaranteed by design and device characterization.

MODCK,H- MODCK[1-3]LowHighFactor ⁴ LowHighFactor ⁵ LowHighFactor ⁵ Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.33.5.050.00000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.33.5.050.00000_11050.066.73.5.1150.020.03.5.1175.023.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.033.33.5.050.00001_00150.066.73.5.1150.020.03.5.1150.035.0466.63.0.040.050.00001_00150.066.73.3150.020.07.7350.0466.63.0.050.0<	PCI Clock (MHz)		PCI Division	CPU Clock (MHz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ((MI	Mode ³
0000_000 60.0 66.7 2 120.0 133.3 2.5 150.0 166.7 2 60.0 0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 7 350.0 466.6	High	Low		High	Low		High	Low		High	Low	
0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 33 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50.0 0010_000 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50. Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50. 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50. 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50. 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50. 0010_011 50.0 66.7 4 200.0 266.6 8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_011 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 53.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4		Full Configuration Modes										
0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5.5 375.0 500.0 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0												
0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0 50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved		Reserved							0100_000			

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2}



Mode ³		us Clock (MHz) CPM (MHz) CPU Multiplication (MHz) CPU		(MHz)		(MHz)		(MHz)				CPU Multiplication	CPU Clock (MHz)		(MHz)		PCI Division	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High								
0100_001	50.0	66.7	6	300.0	400.0	6	300.0	400.0	6	50.0	66.7								
0100_010	50.0	66.7	6	300.0	400.0	7	350.0	466.6	6	50.0	66.7								
0100_011	50.0	66.7	6	300.0	400.0	8	400.0	533.3	6	50.0	66.7								
0101_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7								
0101_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7								
0101_010	50.0	66.7	2	100.0	133.3	3.5	175.0	233.3	2	50.0	66.7								
0101_011	50.0	66.7	2	100.0	133.3	4	200.0	266.6	2	50.0	66.7								
0101_100	50.0	66.7	2	100.0	133.3	4.5	225.0	300.0	2	50.0	66.7								
0101_101	83.3	111.1	3	250.0	333.3	3.5	291.7	388.9	5	50.0	66.7								
0101_110	83.3	111.1	3	250.0	333.3	4	333.3	444.4	5	50.0	66.7								
0101_111	83.3	111.1	3	250.0	333.3	4.5	375.0	500.0	5	50.0	66.7								
							1												
0110_000	60.0	80.0	2.5	150.0	200.0	2.5	150.0	200.0	3	50.0	66.7								
0110_001	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7								
0110_010	60.0	80.0	2.5	150.0	200.0	3.5	210.0	280.0	3	50.0	66.7								
0110_011	60.0	80.0	2.5	150.0	200.0	4	240.0	320.0	3	50.0	66.7								
0110_100	60.0	80.0	2.5	150.0	200.0	4.5	270.0	360.0	3	50.0	66.7								
0110_101	60.0	80.0	2.5	150.0	200.0	5	300.0	400.0	3	50.0	66.7								
0110_110	60.0	80.0	2.5	150.0	200.0	6	360.0	480.0	3	50.0	66.7								
0111_000			Reserved																
0111_001	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7								
0111_010	50.0	66.7	3	150.0	200.0	3.5	175.0	233.3	3	50.0	66.7								
0111_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7								
0111_100	50.0	66.7	3	150.0	200.0	4.5	225.0	300.0	3	50.0	66.7								
	1																		
1000_000						Reserved	1												
1000_001	66.7	88.9	3	200.0	266.6	3	200.0	266.6	4	50.0	66.7								


Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0) ^{1,2} (continued)

Mode ³		Clock Hz)	CPM Multiplication	CPM (MHz) CPU			Clock Hz)		Bus Clock (MHz)		
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
			Defau	ult Mod	es (MO	DCK_H=0000)					
0000_000	30.0	50.0	4	120.0	200.0	2.5	150.0	250.0	2	60.0	100.0
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0000_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0000_101	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0000_110	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
	Full Configuration Modes									1	
0001_001	30.0	50.0	4	120.0	200.0	5	150.0	250.0	4	30.0	50.0
0001_010	25.0	50.0	4	100.0	200.0	6	150.0	300.0	4	25.0	50.0
0001_011	25.0	50.0	4	100.0	200.0	7	175.0	350.0	4	25.0	50.0
0001_100	25.0	50.0	4	100.0	200.0	8	200.0	400.0	4	25.0	50.0
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0010_010	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0010_011	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
0011_000						Reserved					
0011_001	37.5	50.0	4	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0011_010	32.1	50.0	4	128.6	200.0	3.5	150.0	233.3	3	42.9	66.7
0011_011	28.1	50.0	4	112.5	200.0	4	150.0	266.7	3	37.5	66.7
0011_100	25.0	50.0	4	100.0	200.0	4.5	150.0	300.0	3	33.3	66.7
0100_000						Reserved					
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0100_010	25.0	50.0	6	150.0	300.0	3.5	175.0	350.0	3	50.0	100.0
0100_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2}



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin I	Pin Name					
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8271/MPC8247 MPC8271 Only					
Ē	A19					
BG/	D2					
ABB	ABB/IRQ2					



Table	21.	Pinout	(continued)	
10.010			(

Pin N	Pin Name						
MPC8272/MPC8248 and MPC8271/MPC8247							
Ŧ	TS						
A	A0						
A	1	B5					
A	2	D8					
A	3	C6					
A	4	A4					
A	5	A6					
A	6	B6					
A	7	C7					
A	8	B7					
A	A9						
A	A10						
A	A11						
A	A12						
A	13	В9					
A	14	D11					
A	15	A9					
A	16	B10					
A	17	A10					
A	18	B11					
A	19	A11					
A2	20	D12					
A2	21	A12					
A2	22	D13					
Aź	23	B13					
Aź	A24						
A2	25	C14					
A2	26	B14					
A2	27	D14					
A2	28	E14					
A2	29	A14					



Pinout

	Table 21. Pinout (continued)	
Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
D46		H4
D47		F2
D48		AB1
D49		U4
D50		U1
D51		R3
D52		N3
D53		K2
D54		H5
D55		F4
D56		AA3
D57		U5
D58		U2
D59		P5
D60		М3
D61		K4
D62		НЗ
D63		E1
IRQ3/CKSTP_OUT/EXT_BR3		B16
IRQ4/CORE_SRESET/EXT_BG3		C15
IRQ5/TBEN/EXT_DBG3/CINT		Y4
PSDVAL		C19
TA		AA4
TEA		AB6
GBL/IRQ1		D15
CI/BADDR29/IRQ2		D16
WT/BADDR30/IRQ3		C16
BADDR31/IRQ5/CINT		E17
CPU_BR/INT_OUT		B20
CSO		AE6

Table 21. Pinout (continued)

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3

CS1

AD7