



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8248cvrtiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- Floating-point unit (FPU) supports floating-point arithmetic
- Support for cache locking
- Low-power consumption
- Separate power supply for internal logic (1.5 V) and for I/O (3.3 V)
- Separate PLLs for G2\_LE core and for the communications processor module (CPM)
  - G2\_LE core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5.5:1, 6:1, 7:1, 8:1
  - Internal CPM/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1, 8:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs—up to two external masters
  - Supports single transfers and burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
    - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- Eight bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other user-definable peripherals
  - Byte write enables
  - 32-bit address decodes with programmable bank size
  - Three user-programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
  - Byte selects for 64-bit bus width (60x)
  - Dedicated interface logic for SDRAM
- Disable CPU mode





- Integrated security engine (SEC) (MPC8272 and MPC8248 only)
  - Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms in hardware
- Communications processor module (CPM)
  - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
  - Interfaces to G2\_LE core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 16 KB plus 4 KB dedicated instruction RAM.)
  - Microcode tracing capabilities
  - Eight CPM trap registers
- Universal serial bus (USB) controller
  - Supports USB 2.0 full/low rate compatible
  - USB host mode
    - Supports control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - NRZI encoding/decoding with bit stuffing
    - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
    - Flexible data buffers with multiple buffers per frame
    - Supports local loopback mode for diagnostics (12 Mbps only)
  - Supports USB slave mode
    - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - CRC5 checking
    - NRZI encoding/decoding with bit stuffing
    - 12- or 1.5-Mbps data rate
    - Flexible data buffers with multiple buffers per frame
    - Automatic retransmission upon transmit error
  - Serial DMA channels for receive and transmit on all serial channels
  - Parallel I/O registers with open-drain and interrupt capability
  - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
  - Two fast communication controllers (FCCs) supporting the following protocols:
    - 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
    - Transparent
    - HDLC—up to T3 rates (clear channel)



- PCI bridge
  - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI host bridge or peripheral capabilities
  - Includes four DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
  - Supports the  $I_2O$  standard
  - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  - Support for 66 MHz, 3.3 V specification
  - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

# 2 **Operating Conditions**

This table shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings<sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 - 2.25	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 - 2.25	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 - 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) - 3.6	V
Junction temperature	Тј	120	°C
Storage temperature range	T <sub>STG</sub>	(–55) – (+150)	°C

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

- <sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
- <sup>3</sup> Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
- <sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



#### **Operating Conditions**

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

•	•	
Rating	Symbol	Value
Core supply voltage	VDD	1.425 – 575
PLL supply voltage	VCCSYN	1.425 – 575

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions<sup>1</sup>

 Ambient temperature
 T<sub>A</sub>
 0-70<sup>2</sup>
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

<sup>2</sup> Note that for extended temperature parts the range is  $(-40)_{T_A} - 105_{T_i}$ .

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or  $V_{CC}$ ).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105<sup>2</sup>



#### **DC Electrical Characteristics**

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 5.3mA	V <sub>OL</sub>		0.4	V
<u>ČŠ</u> [0–5]	01			
CS6/BCTL1/SMI				
CS7/TLBSYNC				
BADDR27/ IRQ1				
BADDR28/ IRQ2				
ALE/ IRQ4				
BCTL0				
PWE[0-7]/PSDDQM[0-7]/PBS[0-7]				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4				
PSDAMUX/PGPL5				
PCI_CFG0 (PCI_HOST_EN)				
PCI_CFG1 (PCI_ARB_EN)				
PCI_CFG2 (DLL_ENABLE)				
MODCK1/RSRV/TC(0)/BNKSEL(0)				
MODCK2/CSE0/TC(1)/BNKSEL(1)				
MODCK3CSE1/TC(2)/BNKSEL(2)				
$I_{OL} = 3.2 \text{mA}$				
PCI_PAR				
PCI_FRAME				
PCI_TRDY				
PCI_IRDY				
PCI_STOP				
PCI_DEVSEL				
PCI_IDSEL				
PCI_PERR				
PCI_SERR				
PCI_REQ0				
PCI_REQ1/ CPI_HS_ES				
PCI_GNT0				
PCI_GNT1/ CPI_HS_LES				
PCI_GNT2/ CPI_HS_ENUM				
PCI_RST				
PCI_INTA				
PCI_REQ2				
DLLOUT				
PCI_AD(0-31)				
PCI_AD(0-31) PCI_C(0-3)/BE(0-3)				
PA[8–31]				
PB[18–31]				
PC[0–1,4–29]				
PD[7–25, 29–31]				
TDO				

## Table 5. DC Electrical Characteristics<sup>1</sup> (continued)

The default configuration of the CPM pins (PA[8-31], PB[18-31], PC[0-1,4-29], PD[7-25, 29-31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

 <sup>2</sup> TCK, TRST and PORESET have min VIH = 2.5V.
 <sup>3</sup> V<sub>IL</sub> for IIC interface does not match IIC standard, but does meet IIC standard for V<sub>OL</sub> and should not cause any compatibility issue.

<sup>4</sup> The leakage current is measured for nominal VDDH,VCCSYN, and VDD.



Thermal Characteristics

<sup>4</sup> MPC8280, MPC8275VR, MPC8275ZQ only.

# 4 Thermal Characteristics

This table describes thermal characteristics. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," through Section 4.7, "References." For the these discussions,  $P_D = (V_{DD} \times I_{DD}) + PI/O$ , where PI/O is the power dissipation of the I/O drivers.

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—		27	0000	Natural convection
single-layer board <sup>1</sup>	$R_{ heta JA}$	21	°C/W	1 m/s
Junction-to-ambient-	5	19	- <b>-</b>	Natural convection
four-layer board	$R_{ hetaJA}$	16	°C/W	1 m/s
Junction-to-board <sup>2</sup>	R <sub>θJB</sub>	11	°C/W	—
Junction-to-case <sup>3</sup>	$R_{ extsf{ heta}JC}$	8	°C/W	—
Junction-to-package top <sup>4</sup>	$R_{ extsf{ heta}JT}$	2	°C/W	_

**Table 7. Thermal Characteristics** 

<sup>1</sup> Assumes no thermal vias

<sup>2</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>3</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

<sup>4</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_I - T_A$ ) are possible.



**Thermal Characteristics** 

## 4.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

## 4.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature.

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$

where:


 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W)  $T_B$  = board temperature (°C)  $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and by attaching the thermal balls to the ground plane.



#### **AC Electrical Characteristics**

This figure shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

## 6.2 SIU AC Characteristics

This table lists SIU input characteristics.

## NOTE: CLKIN Jitter and Duty Cycle

The CLKIN input to the SoC should not exceed +/- 150 psec of jitter (peak-to-peak). This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60.

## **NOTE: Spread Spectrum Clocking**

Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 60 KHz modulation rate regardless of input frequency.

## **NOTE: PCI AC Timing**

The SoC meets the timing requirements of *PCI Specification Revision 2.2.* See Section 7, "Clock Configuration Modes," and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.



## **NOTE: Conditions**

The following conditions must be met in order to operate the MPC8272 family devices with 133 MHz bus: single PowerQUICC II Bus mode must be used (no external master, BCR[EBM] = 0); data bus must be in Pipeline mode (BRx[DR] = 1); internal arbiter and memory controller must be used. For expected load of above 40 pF, it is recommended that data and address buses be configured to low (25  $\Omega$ ) impedance (SIUMCR[HLBE0] = 1, SIUMCR[HLBE1] = 1).

Spec N	umber		Value (ns)									
Setup Hold	Characteristic		Se	tup		Hold						
	Hold			83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz		
sp11	sp10	AACK/TA/TS/DBG/BG/BR/ARTRY/TEA	6	5	3.5	N/A	0.5	0.5	0.5	N/A		
sp12	sp10	Data bus in normal mode	5	4	3.5	N/A	0.5	0.5	0.5	N/A		
sp13	sp10	Data bus in pipeline mode (without ECC and PARITY)	N/A	4	2.5	1.5	N/A	0.5	0.5	0.5		
sp15	sp10	All other pins	5	4	3.5	N/A	0.5	0.5	0.5	N/A		

## Table 12. AC Characteristics for SIU Inputs<sup>1</sup>

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

This table lists SIU output characteristics.

Table 13. AC Characteristics for SIU Outputs<sup>1</sup>

Spec N	Number					Value	e (ns)			
Max Min	Characteristic		Maximu	m Delay	/	Minimum Delay				
	Min			83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz
sp31	sp30	PSDVAL/TEA/TA	7	6	5.5	N/A	1	1	1	N/A
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	5.5	4.5 <sup>2</sup>	1	1	1	1 <sup>2</sup>
sp33	sp30	Data bus <sup>3</sup>	6.5	6.5	5.5	4.5	0.8	0.8	0.8	1
sp34	sp30	Memory controller signals/ALE	6	5.5	5.5	4.5	1	1	1	1
sp35	sp30	All other signals	6	5.5	5.5	N/A	1	1	1	N/A

<sup>1</sup> Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

<sup>2</sup> Value is for ADD only; other sp32/sp30 signals are not applicable.

<sup>3</sup> To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.



**AC Electrical Characteristics** 

### NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

## 6.3 JTAG Timings

This table lists the JTAG timings.

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	—
JTAG external clock cycle time	t <sub>JTG</sub>	30		ns	—
JTAG external clock pulse width measured at 1.4V	t <sub>JTKHKL</sub>	15		ns	—
JTAG external clock rise and fall times	t <sub>JTGR</sub> and t <sub>JTGF</sub>	0	5	ns	6
TRST assert time	t <sub>TRST</sub>	25	_	ns	3,6
Input setup times Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 4	_	ns ns	4,7 4,7
Input hold times Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	10 10		ns ns	4,7 4,7
Output valid times Boundary-scan data TDO	t <sub>JTKLDV</sub> t <sub>JTKLOV</sub>		10 10	ns ns	5 7 5 7
Output hold times Boundary-scan data TDO	t <sub>JTKLDX</sub> t <sub>JTKLOX</sub>	1 1		ns ns	5,7 5,7
JTAG external clock to output high impedance Boundary-scan data TDO	t <sub>JTKLDZ</sub> t <sub>JTKLOZ</sub>	1	10 10	ns ns	5,6 5,6

Table 15. JTAG Timings<sup>1</sup>

<sup>I</sup> All outputs are measured from the midpoint voltage of the falling/rising edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

<sup>2</sup> The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub></sub>

- <sup>3</sup> TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- <sup>4</sup> Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- <sup>5</sup> Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.
- <sup>6</sup> Guaranteed by design.
- <sup>7</sup> Guaranteed by design and device characterization.



# 7 Clock Configuration Modes

As shown in this table, the clocking mode is set according to two sources:

- PCI\_CFG[0]— An input signal. Also defined as "PCI\_HOST\_EN." See Chapter 6, "External Signals," and Chapter 9, "PCI Bridge," in the SoC reference manual.
- PCI\_MODCK—Bit 27 in the Hard Reset Configuration Word. See Chapter 5, "Reset," in the SoC reference manual.

Pi	ns	Clocking Mode	ocking Mode     PCI Clock Frequency Range (MHz)       PCI host     50–66	
PCI_CFG[0] <sup>1</sup>	PCI_MODCK <sup>2</sup>	Clocking Mode	Torolock rrequency hange (Milz)	Reference
0	0	PCI host	50–66	Table 17
0	1		25–50	Table 18
1	0	PCI agent	50–66	Table 19
1	1		25–50	Table 20

#### Table 16. SoC Clocking Modes

<sup>1</sup> PCI\_HOST\_EN

<sup>2</sup> Determines PCI clock frequency range.

Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK\_H). Both the PLLs and the dividers are set according to the selected clock operation mode as described in the following sections.

## NOTE

Clock configurations change only after PORESET is asserted.

## NOTE: Tval (Output Hold)

The minimum Tval = 2 ns when  $PCI\_MODCK = 1$ , and the minimum Tval = 1 ns when  $PCI\_MODCK = 0$ . Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

## 7.1 PCI Host Mode

These tables show configurations for PCI host mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI host mode the input clock is the bus clock.



Mode <sup>3</sup>	Bus (		СРМ		Clock Hz)	CPU		Clock	PCI		Clock	
	(MI	12)	CPM Multiplication	(IVI)	nz)	Multiplication	n (MHz)		Division	(1/1	(MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High	
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0	
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0	
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0	
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0	
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0	
					•			•		•	•	
1001_000						Reserved						
1001_001						Reserved						
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0	
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0	
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0	
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0	
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0	
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0	
											•	
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0	
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0	
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0	
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0	
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0	
											•	
1010_101	100.0	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0	
1010_110	100.0	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0	
1010_111	100.0	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0	
					1			1		1		
1011_000						Reserved						
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0	
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0	
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0	
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0	



Mode <sup>3</sup>	Bus ( (M	Clock Hz)	CPM Multiplication	-	Clock Hz)	CPU Multiplication	CPU Clock (MHz)		PCI Division	PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
1011_101	80.0	160.0	2.5	200.0	400.0	4.5	360.0	720.0	8	25.0	50.0
1101_000	50.0	100.0	2.5	125.0	250.0	3	150.0	300.0	5	25.0	50.0
1101_001	50.0	100.0	2.5	125.0	250.0	3.5	175.0	350.0	5	25.0	50.0
1101_010	50.0	100.0	2.5	125.0	250.0	4	200.0	400.0	5	25.0	50.0
1101_011	50.0	100.0	2.5	125.0	250.0	4.5	225.0	450.0	5	25.0	50.0
1101_100	50.0	100.0	2.5	125.0	250.0	5	250.0	500.0	5	25.0	50.0
1101_101	62.5	125.0	2	125.0	250.0	3	187.5	375.0	5	25.0	50.0
1101_110	62.5	125.0	2	125.0	250.0	4	250.0	500.0	5	25.0	50.0
1110_000	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0
1110_001	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0
1110_010	50.0	100.0	3	150.0	300.0	4.5	225.0	450.0	6	25.0	50.0
1110_011	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0
1110_100	50.0	100.0	3	150.0	300.0	5.5	275.0	550.0	6	25.0	50.0
1100_000						Reserved					
1100_001						Reserved					
1100_010						Reserved					

## Table 18. Clock Configurations for PCI Host Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. See Table 17 for higher range configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor



#### **Clock Configuration Modes**

- <sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 1, the ratio of CPM\_CLK/PCI\_CLK should be calculated from PCIDF as follows: PCIDF = 3 > CPM\_CLK/PCI\_CLK = 4 PCIDF = 5 > CPM\_CLK/PCI\_CLK = 6 PCIDF = 7 > CPM\_CLK/PCI\_CLK = 8
  - PCIDF = 9 > CPM\_CLK/PCI\_CLK = 5
  - PCIDF = B > CPM\_CLK/PCI\_CLK = 6

## 7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication Factor <sup>4</sup>	CPM Clock (MHz)		CPU	CPU Clock (MHz)		Bus	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High		Low	High	Multiplication Factor <sup>5</sup>	Low	High	Division Factor	Low	High
Default Modes (MODCK_H=0000)											
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
Full Configuration Modes											
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0

Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup>



## Table 20. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

MODCK[1-3]           1001_010           1001_011	Low 25.0 25.0	High 50.0 50.0	Multiplication Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High	
1001_011 1001_100			8			Multiplication Factor <sup>5</sup>		ingn	Division Factor	LOW	i ngil	
1001_100			8	Reserved								
	25.0	50.0	1	200.0	400.0	4	200.0	400.0	4	50.0	100.0	
1010_000			8	200.0	400.0	4.5	225.0	450.0	4	50.0	100.0	
1010_000						Reserved						
1010_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3	
	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3	
	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3	
1010_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3	
1011_000	Reserved											
1011_001	25.0	50.0	8	200.0	400.0	2.5	200.0	400.0	2.5	80.0	160.0	
1011_010	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0	
1011_011	25.0	50.0	8	200.0	400.0	3.5	280.0	560.0	2.5	80.0	160.0	
1011_100	25.0	50.0	8	200.0	400.0	4	320.0	640.0	2.5	80.0	160.0	
					1		1				r	
1011_101	25.0	50.0	8	200.0	400.0	2.5	250.0	500.0	2	100.0	200.0	
1011_110	25.0	50.0	8	200.0	400.0	3	300.0	600.0	2	100.0	200.0	
1011_111	25.0	50.0	8	200.0	400.0	3.5	350.0	700.0	2	100.0	200.0	
1100_101	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0	
	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0	
1100_111	25.0	50.0	6	150.0	300.0	5	250.0	500.0	3	50.0	100.0	
1101_000	25.0	50.0	6	150.0	300.0	5.5	275.0	550.0	3	50.0	100.0	
			•			•						
1101_001	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0	
1101_010	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0	
1101_011	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0	
1101_100	25.0	50.0	6	150.0	300.0	5	300.0	600.0	2.5	60.0	120.0	



Pin N				
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball		
D1	G3			
D1	AB3			
D1	Y1			
D1	Τ4			
D1	19	Т3		
D2	20	P2		
D2	21	M1		
D2	22	J1		
D2	23	G4		
D2	24	AB2		
D2	25	W4		
D2	26	V2		
D2	D27			
D2	28	N5		
D2	29	L1		
Da	D30			
DS	D31			
Da	32	W5		
DS	D33			
Da	34	Т5		
DS	35	T2		
DS	36	N1		
DS	37	K3		
DS	H2			
DS	F1			
D2	AA2			
D4	W1			
D4	D42			
D4	43	R2		
D4	14	N2		
D4	45	L2		

### Table 21. Pinout (continued)



Pinout

	Table 21. Pinout (continued)					
Pin I						
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball				
D	D46					
D	F2					
D	D48					
D	49	U4				
D	50	U1				
D	51	R3				
D	52	N3				
D	53	K2				
D	54	H5				
D	55	F4				
D	56	AA3				
D	D57					
D	U2					
D	P5					
D	М3					
D	K4					
D	НЗ					
D	E1					
IRQ3/CKSTP_	B16					
IRQ4/CORE_SF	IRQ4/CORE_SRESET/EXT_BG3					
IRQ5/TBEN/EX	IRQ5/TBEN/EXT_DBG3/CINT					
PSI	PSDVAL					
ī	TA					
TI	AB6					
GBL	D15					
CI/BADD	D16					
WT/BADD	C16					
BADDR31	/IRQ5/CINT	E17				
CPU_BR	/INT_OUT	B20				
C	SO	AE6				

#### Table 21. Pinout (continued)

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3

CS1

AD7



Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	Ball	
PA31/FCC1_MII_COL	FCC1_UT_TXENB	G22 <sup>3</sup>
PB18/FCC2_MII_	HDLC_RXD3	T25 <sup>3</sup>
PB19/FCC2_MII_	HDLC_RXD2	P22 <sup>3</sup>
PB20/FCC2_MII_HE	DLC_RMII_RXD1	L25 <sup>3</sup>
PB21/FCC2_MII_HDLC_RMII	_RXD0/FCC2_TRAN_RXD	J26 <sup>3</sup>
PB22/FCC2_MII_HDLC_T> FCC2_RMI		U23 <sup>3</sup>
PB23/FCC2_MII_HDLC_T	XD1/FCC2_RMII_TXD1	U26 <sup>3</sup>
PB24/FCC2_MII_HDLC	_TXD2/L1RSYNCB2	M24 <sup>3</sup>
PB25/FCC2_MII_HDLC	_TXD3/L1TSYNCB2	M23 <sup>3</sup>
PB26/FCC2_MII_0	CRS/L1RXDB2	H24 <sup>3</sup>
PB27/FCC2_MII_0	COL/L1TXDB2	E25 <sup>3</sup>
PB28/FCC2_MII_RMII_RX	_ER/FCC2_RTS/TXD1	D26 <sup>3</sup>
PB29/FCC2_MII_	_RMII_TX_EN	K21 <sup>3</sup>
PB30/FCC2_MII_RX_DV/	FCC2_RMII_CRS_DV	D24 <sup>3</sup>
PB31/FCC2_M	/II_TX_ER	E23 <sup>3</sup>
PC0/DREQ3/BRGO7/S	MSYN1/L1CLKOA2	AF23 <sup>3</sup>
PC1/BRGO6	/L1RQA2	AD23 <sup>3</sup>
PC4/SMRXD1/SI2_I	_1ST4/FCC2_CD	AB22 <sup>3</sup>
PC5/SMTXD1/SI2_L	1ST3/FCC2_CTS	AE24 <sup>3</sup>
PC6/FCC1_CD/SI2_L1ST2	FCC1_UT_RXADDR2	AF24 <sup>3</sup>
PC7/FCC1_CTS	FCC1_UT_TXADDR2	AE26 <sup>3</sup>
PC8/CD4/RTS1/SI	2_L1ST2/CTS3	AC24 <sup>3</sup>
PC9/CTS4/L1	TSYNCA2	AA23 <sup>3</sup>
PC10/CD3/0	AB25 <sup>3</sup>	
PC11/CTS3/USB_	V22 <sup>3</sup>	
PC12	FCC1_UT_RXADDR1	AA26 <sup>3</sup>
PC13/BRGO5	FCC1_UT_TXADDR1	V23 <sup>3</sup>
PC14/CD1	FCC1_UT_RXADDR0	W24 <sup>3</sup>
PC15/CTS1	FCC1_UT_TXADDR0	U24 <sup>3</sup>
PC16/C	LK16	T23 <sup>3</sup>



Pinout

### Table 21. Pinout (continued)

Pin Nan			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
PC17/CLK15/BR0	GO8/DONE2	T26 <sup>3</sup>	
PC18/CLK14/	TGATE2	R26 <sup>3</sup>	
PC19/CLK13/BRG	GO7/TGATE1	P24 <sup>3</sup>	
PC20/CLK12/	USBOE	L26 <sup>3</sup>	
PC21/CLK11/BRG	GO6/CP_INT	L24 <sup>3</sup>	
PC22/CLK10/DONE3	FCC1_UT_TXPRTY	L23 <sup>3</sup>	
PC23/CLK9/BRGO	5/DACK3/CD1	K24 <sup>3</sup>	
PC24/CLK8/TIN3/TOUT	4/DREQ2/BRGO1	K23 <sup>3</sup>	
PC25/CLK7/BRGO4/	DACK2/SPISEL	F26 <sup>3</sup>	
PC26/CLK6/TOU	JT3/TMCLK	H23 <sup>3</sup>	
PC27/CLK5/BRGO3/TOUT1	FCC1_UT_RXPRTY	K22 <sup>3</sup>	
PC28/CLK4/TIN1/T	OUT2/SPICLK	D25 <sup>3</sup>	
PC29/CLK3/TIN2/E	BRGO2/CTS1	F24 <sup>3</sup>	
PD7/SMSYN2	FCC1_UT_TXADDR3	AB21 <sup>3</sup>	
PD14/I2C	AC26 <sup>3</sup>		
PD15/I2C	SDA	Y23 <sup>3</sup>	
PD16/SPIMISO	FCC1_UT_TXPRTY	AA25 <sup>3</sup>	
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	Y26 <sup>3</sup>	
PD18/SPICLK	FCC1_UT_RXADDR4	W25 <sup>3</sup>	
PD19/SPISEL/BRGO1	FCC1_UT_TXADDR4	V25 <sup>3</sup>	
PD20/RTS4/L1F	RSYNCA2	R24 <sup>3</sup>	
PD21/TXD4/L1	IRXD0A2	P23 <sup>3</sup>	
PD22/RXD4/L1	1TXD0A2	N25 <sup>3</sup>	
PD23/RTS3/L	JSB_TP	K26 <sup>3</sup>	
PD24/TXD3/L	K25 <sup>3</sup>		
PD25/RXD3/U	J25 <sup>3</sup>		
PD29/RTS1	FCC1_UT_RXADDR3	C26 <sup>3</sup>	
PD30/TX	CD1	E24 <sup>3</sup>	
PD31/RX	(D1	B25 <sup>3</sup>	
VCCSY	Ń	C18	
VCCSYI	N1	K6	



Revision	Date	Substantive Changes
1.2	09/2005	<ul> <li>Added 133-MHz to the list of frequencies in the opening sentence of Section 6, "AC Electrical Characteristics".</li> <li>Added 133 MHz columns to Table 9, Table 11, Table 12, and Table 13.</li> <li>Added footnote 2 to Table 13.</li> <li>Added the conditions note directly above Table 12.</li> </ul>
1.1	01/2005	Modification for correct display of assertion level ("overbar") for some signals
1.0	12/2004	<ul> <li>Section 1.1: Added 8:1 ratio to Internal CPM/bus clock multiplier values</li> <li>Section 2: removed voltage tracking note</li> <li>Table 3: Note 2 updated regarding VDD/VCCSYN relationship to VDDH during power-on reset</li> <li>Table 4: Updated VDD and VCCSYN to 1.425 V - 1.575 V</li> <li>Table 8: Note 2 updated to reflect VIH=2.5 for TCK, TRST, PORESET; request for external pull-up removed.</li> <li>Section 4.6: Updated description of layout practices</li> <li>Table 8: Note 3 added regarding IIC compatibility</li> <li>Table 8: Note 3 added regarding IIC compatibility</li> <li>Table 8: Note 3 added regarding IIC compatibility</li> <li>Table 9: updated PCI impedance to 27Ω, updated 60x and MEMC values and added note to reflect configurable impedance</li> <li>Section 6: Added sentence providing derating factor</li> <li>Section 6.1: added Note: Rise/Fall Time on CPM Input Pins</li> <li>Table 9: updated values for following specs: sp36b, sp37a, sp38a, sp39a, sp38b, sp40, sp41, sp42, sp43, sp42a</li> <li>Table 11: updated values for following specs: sp16a, sp16b, sp18a, sp18b, sp20, sp21, sp22</li> <li>Section 6.2: added Spread spectrum clocking note</li> <li>Section 7: unit of ns added to Tval notes</li> <li>Section 7: unit of ns added to Tval notes</li> <li>Section 7: Updated all notes to reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz.</li> <li>Section 7: "Clock Configuration Modes": Updated all table footnotes reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz.</li> <li>Section 7: Table 21: cornect superscript of footnote number after pin AD22</li> <li>Table 21: remove DONE3 from PC12</li> <li>Table 21: signals referring to TDMs C2 and D2 removed</li> </ul>