



#### Welcome to E-XFL.COM

### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8248czqtiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

# 1 Overview

This table shows the functionality supported by each SoC in the MPC8272 family.

			SoCs		
Functionality		MPC8272	MPC8248	MPC8271	MPC8247
	Package <sup>1</sup>		516 F	PBGA	
Serial communications controllers (SCCs)		3	3	3	3
QUICC multi-channel controller (QMC)		Yes	Yes	Yes	Yes
Fast communication controllers (FCCs)		2	2	2	2
I-Cache (Kbyte)		16	16	16	16
D-Cache (Kbyte)		16	16	16	16
Ethernet (10/100)		2	2	2	2
UTOPIA II Ports		1	0	1	0
Multi-channel controllers (MCCs)		0	0	0	0
PCI bridge		Yes	Yes	Yes	Yes
Transmission convergence (TC) layer		_	—	—	_
Inverse multiplexing for ATM (IMA)		_	—	—	—
Universal serial bus (USB) 2.0 full/low rate		1	1	1	1
Security engine (SEC)		Yes	Yes	—	—

## Table 1. MPC8272 PowerQUICC II Family Functionality

<sup>1</sup> See Table 2.


Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in . For package ordering information, see Section 10, "Ordering Information."

Code (Package)	VR (516 PBGA—Lead free)	ZQ (516 PBGA—Lead spheres)
	MPC8272VR	MPC8272ZQ
Device	MPC8248VR	MPC8248ZQ
Device	MPC8271VR	MPC8271ZQ
	MPC8247VR	MPC8247ZQ

Table 2. MPC8272 PowerQUICC II Device Packages



This figure shows the block diagram of the SoC.





## 1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2\_LE) core
  - A core version of the MPC603e microprocessor
  - System core microprocessor supporting frequencies of 266–400 MHz
  - Separate 16 KB data and instruction caches:
    - Four-way set associative
    - Physically addressed
    - LRU replacement algorithm
  - Power Architecture®-compliant memory management unit (MMU)
  - Common on-chip processor (COP) test interface
  - Supports bus snooping for cache coherency



Overview

- Floating-point unit (FPU) supports floating-point arithmetic
- Support for cache locking
- Low-power consumption
- Separate power supply for internal logic (1.5 V) and for I/O (3.3 V)
- Separate PLLs for G2\_LE core and for the communications processor module (CPM)
  - G2\_LE core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5.5:1, 6:1, 7:1, 8:1
  - Internal CPM/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1, 8:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs—up to two external masters
  - Supports single transfers and burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
    - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- Eight bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other user-definable peripherals
  - Byte write enables
  - 32-bit address decodes with programmable bank size
  - Three user-programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
  - Byte selects for 64-bit bus width (60x)
  - Dedicated interface logic for SDRAM
- Disable CPU mode





- Integrated security engine (SEC) (MPC8272 and MPC8248 only)
  - Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms in hardware
- Communications processor module (CPM)
  - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
  - Interfaces to G2\_LE core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 16 KB plus 4 KB dedicated instruction RAM.)
  - Microcode tracing capabilities
  - Eight CPM trap registers
- Universal serial bus (USB) controller
  - Supports USB 2.0 full/low rate compatible
  - USB host mode
    - Supports control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - NRZI encoding/decoding with bit stuffing
    - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
    - Flexible data buffers with multiple buffers per frame
    - Supports local loopback mode for diagnostics (12 Mbps only)
  - Supports USB slave mode
    - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - CRC5 checking
    - NRZI encoding/decoding with bit stuffing
    - 12- or 1.5-Mbps data rate
    - Flexible data buffers with multiple buffers per frame
    - Automatic retransmission upon transmit error
  - Serial DMA channels for receive and transmit on all serial channels
  - Parallel I/O registers with open-drain and interrupt capability
  - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
  - Two fast communication controllers (FCCs) supporting the following protocols:
    - 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
    - Transparent
    - HDLC—up to T3 rates (clear channel)



## **DC Electrical Characteristics**

<sup>5</sup> MPC8272 and MPC8271 only.

Table 6.

Characteristic	Symbol	Min	Мах	Unit
Input high voltage—all inputs except TCK, TRST and PORESET <sup>1</sup>	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	GND	0.8	V
CLKIN input high voltage	V <sub>IHC</sub>	2.4	3.465	V
CLKIN input low voltage	V <sub>ILC</sub>	GND	0.4	V
Input leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	I <sub>IN</sub>		10	μA
Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	I <sub>OZ</sub>		10	μA
Signal low input current, $V_{IL} = 0.8 V^3$	١L	_	1	μA
Signal high input current, V <sub>IH</sub> = 2.0 V	I <sub>H</sub>	_	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except UTOPIA mode, and open drain pins In UTOPIA mode <sup>4</sup> (UTOPIA pins only): $I_{OH} = -8.0 \text{mA}$	V <sub>OH</sub>	2.4	_	V
In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>	_	0.5	V
IoL = 6.0mA         BR         BG         ABB/IRQ2         TS         A[0-31]         TTI[0-4]         TBST         TSIZE[0-3]         AACK         ARTRY         DBG         DBB/IRQ3         D[0-63]         //EXT_BR3         //EXT_BR3         //EXT_BG3         /TEN/EXT_DBG3/CINT         PSDVAL         TA         TEA         GBL/IRQ1         CI/BADDR29/IRQ2         WT/BADDR30/IRQ3         BADDR31/IRQ5/CINT         CPU_BR         IRQ0/NMI_OUT         /PCL_RST         HRESET         SRESET         REQONF	V <sub>OL</sub>		0.4	V



Thermal Characteristics

# 4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

# 4.5 **Experimental Determination**

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.


## 4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



This figure shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

This figure shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram

MODCK,H- MODCK[1-3]LowHighFactor <sup>4</sup> LowHighFactor <sup>5</sup> LowHighFactor <sup>5</sup> Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.33.5.050.00000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.33.5.050.00000_11050.066.73.5.1150.020.03.5.1175.023.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.033.33.5.050.00001_00150.066.73.5.1150.020.03.5.1150.035.0466.63.0.040.050.00001_00150.066.73.3150.020.07.7350.0466.63.0.050.0<	Clock /IHz)		PCI Division	Clock Hz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ( (MI	Mode <sup>3</sup>	
0000_000         60.0         66.7         2         120.0         133.3         2.5         150.0         166.7         2         60.0           0000_001         50.0         66.7         2         100.0         133.3         3         150.0         200.0         2         50.0           0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         7         350.0         466.6	High	Low		High	Low		High	Low		High	Low		
0000_001         50.0         66.7         2         100.0         133.3         3         150.0         200.0         2         50.0           0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6	Default Modes (MODCK_H=0000)												
0000_010         60.0         80.0         2.5         150.0         200.0         3         180.0         240.0         3         50.0           0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000	
0000_011         60.0         80.0         2.5         150.0         200.0         3.5         210.0         280.0         3         50.0           0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         23.3         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001	
0000_100         60.0         80.0         2.5         150.0         200.0         4         240.0         320.0         3         50.0           0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         23.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         33         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010	
0000_101         50.0         66.7         3         150.0         200.0         3         150.0         200.0         3         50.0           0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_110         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         33.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3         4         50.0           0010_000         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011	
0000_110         50.0         66.7         3.5         150.0         200.0         3.5         175.0         233.3         3         50.0           0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.0           Full Configuration Modes           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100	
0000_111         50.0         66.7         3         150.0         200.0         4         200.0         266.6         3         50.           Full Configuration Modes           0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.           0010_010         50.0         66.7         4         200.0         266.6         5         250.0         33.3         4         50.           0010_001         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.           0010_011         50.0         66.7         4         200.0         266.6         8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101	
Number of the state         Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110	
0001_000         50.0         66.7         3         150.0         200.0         5         250.0         333.3         3         50.0           0001_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0010_011         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111	
OO01_001         50.0         66.7         3         150.0         200.0         6         300.0         400.0         3         50.0           0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         53.3         4 <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td>on Modes</td> <td>ifigurati</td> <td>ull Cor</td> <td>F</td> <td></td> <td></td> <td></td>		1			1	on Modes	ifigurati	ull Cor	F				
0001_010         50.0         66.7         3         150.0         200.0         7         350.0         466.6         3         50.0           0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000	
0001_011         50.0         66.7         3         150.0         200.0         8         400.0         533.3         3         50.0           0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001	
0010_000         50.0         66.7         4         200.0         266.6         5         250.0         333.3         4         50.0           0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_100         75.0         100.0         4         300.0         400.0         5.5         375.0         500.0         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010	
0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_010         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011	
0010_001         50.0         66.7         4         200.0         266.6         6         300.0         400.0         4         50.0           0010_010         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         7         350.0         466.6         4         50.0           0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_010         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         50.0													
0010_010       50.0       66.7       4       200.0       266.6       7       350.0       466.6       4       50.0         0010_011       50.0       66.7       4       200.0       266.6       8       400.0       533.3       4       50.0         0010_011       50.0       66.7       4       200.0       266.6       8       400.0       533.3       4       50.0         0010_100       75.0       100.0       4       300.0       400.0       5       375.0       500.0       6       50.0         0010_101       75.0       100.0       4       300.0       400.0       5.5       412.5       549.9       6       50.0         0010_110       75.0       100.0       4       300.0       400.0       6       450.0       599.9       6       50.0         0011_000       50.0       66.7       5       250.0       333.3       5       250.0       333.3       5       50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000	
0010_011         50.0         66.7         4         200.0         266.6         8         400.0         533.3         4         50.0           0010_100         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001	
0010_100         75.0         100.0         4         300.0         400.0         5         375.0         500.0         6         50.0           0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010	
0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011	
0010_101         75.0         100.0         4         300.0         400.0         5.5         412.5         549.9         6         50.0           0010_110         75.0         100.0         4         300.0         400.0         6         450.0         599.9         6         50.0           0011_000         50.0         66.7         5         250.0         333.3         5         250.0         333.3         5         50.0													
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100	
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101	
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110	
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000	
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001	
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010	
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011	
0100_000 Reserved						Reserved						0100_000	

 Table 17. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup>



Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
			Defa	ult Mode	es (MO	DCK_H=0000)					
0000_000	60.0	100.0	2	120.0	200.0	2.5	150.0	250.0	4	30.0	50.0
0000_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0
0000_010	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0
0000_011	60.0	120.0	2.5	150.0	300.0	3.5	210.0	420.0	6	25.0	50.0
0000_100	60.0	120.0	2.5	150.0	300.0	4	240.0	480.0	6	25.0	50.0
0000_101	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0
0000_110	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0
0000_111	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0
	ļ	ļ	F	ull Cor	figurati	on Modes	ļ	<b>I</b>			<b>I</b>
0001_000	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0
0001_001	50.0	100.0	3	150.0	300.0	6	300.0	600.0	6	25.0	50.0
0001_010	50.0	100.0	3	150.0	300.0	7	350.0	700.0	6	25.0	50.0
0001_011	50.0	100.0	3	150.0	300.0	8	400.0	800.0	6	25.0	50.0
						1					
0010_000	50.0	100.0	4	200.0	400.0	5	250.0	500.0	8	25.0	50.0
0010_001	50.0	100.0	4	200.0	400.0	6	300.0	600.0	8	25.0	50.0
0010_010	50.0	100.0	4	200.0	400.0	7	350.0	700.0	8	25.0	50.0
0010_011	50.0	100.0	4	200.0	400.0	8	400.0	800.0	8	25.0	50.0
	1	1			[	I	1				<b></b>
0010_100	37.5	75.0	4		300.0	5		375.0	6	25.0	50.0
0010_101	37.5	75.0	4			5.5		412.5	6	25.0	50.0
0010_110	37.5	75.0	4	150.0	300.0	6	225.0	450.0	6	25.0	50.0
0011_000	30.0	50.0	5	150.0	250.0	5	150.0	250.0	5	30.0	50.0
0011_001	25.0	50.0	5	125.0	250.0	6	150.0		5	25.0	50.0
0011_010	25.0	50.0	5	125.0	250.0	7	175.0		5	25.0	50.0
0011_011	25.0	50.0	5	125.0	250.0		200.0		5	25.0	50.0
		ı				1					
0100_000						Reserved					

# Table 18. Clock Configurations for PCI Host Mode (PCI\_MODCK=1)<sup>1,2</sup>



Mode <sup>3</sup>	Bus (		СРМ		Clock	CPU		Clock	PCI	PCI Clock (MHz)	
	(MI	12)	CPM Multiplication	(IVI)	Hz)	Multiplication	(11)	Hz)	Division	(1/1	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0
					•			•		•	•
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
											•
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
											•
1010_101	100.0	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0
1010_110	100.0	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0
1010_111	100.0	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0
					1			1		1	
1011_000						Reserved					
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0



### **Clock Configuration Modes**

- <sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 1, the ratio of CPM\_CLK/PCI\_CLK should be calculated from PCIDF as follows: PCIDF = 3 > CPM\_CLK/PCI\_CLK = 4 PCIDF = 5 > CPM\_CLK/PCI\_CLK = 6 PCIDF = 7 > CPM\_CLK/PCI\_CLK = 8
  - PCIDF = 9 > CPM\_CLK/PCI\_CLK = 5
  - PCIDF = B > CPM\_CLK/PCI\_CLK = 6

## 7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		PU Clock (MHz) Bus Division		Bus Clock (MHz)			
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Eactor <sup>5</sup>	Low	High	Factor	Low	High		
	Default Modes (MODCK_H=0000)												
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7		
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7		
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7		
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7		
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0		
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0		
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9		
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7		
			F	ull Con	figurat	ion Modes							
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3		
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3		
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3		
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3		
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0		
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0		
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0		
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0		

Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup>



Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Cloc (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
	1										
1000_000			1			Reserved					
1000_001	50.0	66.7	3	150.0	200.0	2.5	150.0	166.7	2.5	60.0	80.0
1000_010	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
1000_011	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
1000_100	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
1000_101	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
1001 000						Decembed					
1001_000						Reserved					
1001_001						Reserved					
1001_010						Reserved					
1001_011	50.0	66.7	4	200.0	266.6	4	200.0	266.6	4	50.0	66.7
1001_100	50.0	66.7	4	200.0	266.6	4.5	225.0	300.0	4	50.0	66.7
1010_000						Reserved					
1010_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
1010_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
1010_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
1010_100	50.0	66.7	4	200.0			300.0	400.0	3	66.7	88.9
	1								I		
1011_000						Reserved					
1011_001	50.0	66.7	4	200.0	266.6	2.5	200.0	266.6	2.5	80.0	106.
1011_010	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.
1011_011	50.0	66.7	4	200.0	266.6	3.5	280.0	373.3	2.5	80.0	106.
1011_100	50.0	66.7	4	200.0	266.6	4	320.0	426.6	2.5	80.0	106.
1011_101	50.0	66.7	4	200.0	266.6	2.5	250.0	333.3	2	100.0	133.
	50.0	66.7	4	200.0	266.6	3	300.0	400.0	2	100.0	133.
1011_110		1			l						

## Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)

Mode <sup>3</sup>		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High	
	Default Modes (MODCK_H=0000)											
0000_000	30.0	50.0	4	120.0	200.0	2.5	150.0	250.0	2	60.0	100.0	
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0	
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0	
0000_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0	
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0	
0000_101	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0	
0000_110	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3	
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0	
	1	1	F	-ull Cor	nfigurati	on Modes	1				1	
0001_001	30.0	50.0	4	120.0	200.0	5	150.0	250.0	4	30.0	50.0	
0001_010	25.0	50.0	4	100.0	200.0	6	150.0	300.0	4	25.0	50.0	
0001_011	25.0	50.0	4	100.0	200.0	7	175.0	350.0	4	25.0	50.0	
0001_100	25.0	50.0	4	100.0	200.0	8	200.0	400.0	4	25.0	50.0	
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0	
0010_010	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0	
0010_011	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0	
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0	
0011_000						Reserved						
0011_001	37.5	50.0	4	150.0	200.0	3	150.0	200.0	3	50.0	66.7	
0011_010	32.1	50.0	4	128.6	200.0	3.5	150.0	233.3	3	42.9	66.7	
0011_011	28.1	50.0	4	112.5	200.0	4	150.0	266.7	3	37.5	66.7	
0011_100	25.0	50.0	4	100.0	200.0	4.5	150.0	300.0	3	33.3	66.7	
0100_000	Reserved											
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0	
0100_010	25.0	50.0	6	150.0	300.0	3.5	175.0	350.0	3	50.0	100.0	
0100_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0	

# Table 20. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup>



Table 20. Clock Config	urations for PCI Agent	Mode (PCI MODCK=1	) <sup>1,2</sup> (continued)

Mode <sup>3</sup>	Mode <sup>3</sup> PCI Clock (MHz)		CPM Clock CPM (MHz) Multiplication		CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Clock (MHz)			
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High	
0100_100	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0	
0101_000	30.0	50.0	5	150.0	250.0	2.5	150.0	250.0	2.5	60.0	100.0	
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0	
0101_010	25.0	50.0	5	125.0	250.0	3.5	175.0	350.0	2.5	50.0	100.0	
0101_011	25.0	50.0	5	125.0	250.0	4	200.0	400.0	2.5	50.0	100.0	
0101_100	25.0	50.0	5	125.0	250.0	4.5	225.0	450.0	2.5	50.0	100.0	
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0	
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0	
0110_000	Reserved											
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3	
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3	
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3	
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3	
				1	1					1		
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0	
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0	
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0	
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0	
				1	1					1		
1000_000	Reserved											
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0	
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0	
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0	
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0	
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0	
						1						
1001_000	Reserved											
1001_001						Reserved						



Mode <sup>3</sup>		Clock Hz)	CPM Multiplication	CPM Clock (MHz)		CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1110_000	25.0	50.0	5	125.0	250.0	2.5	156.3	312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3	187.5	375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9	250.0	3.5	250.0	437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
1110_100	25.0	50.0	5	125.0	250.0	4	166.7	333.3	3	41.7	83.3
1110_101	25.0	50.0	5	125.0	250.0	4.5	187.5	375.0	3	41.7	83.3
1110_110	25.0	50.0	5	125.0	250.0	5	208.3	416.7	3	41.7	83.3
1110_111	25.0	50.0	5	125.0	250.0	5.5	229.2	458.3	3	41.7	83.3
1100_000	Reserved										
1100_001		Reserved									
1100_010		Reserved									

## Table 20. Clock Configurations for PCI Agent Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. See Table 19 for higher range configurations.

<sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>4</sup> CPM multiplication factor = CPM clock/bus clock


<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor

# 8 Pinout

This figure and table show the pin assignments and pinout for the 516 PBGA package.



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin I					
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball			
Ē	BR				
BG/	BG/IRQ6				
ABB	C1				



Pin N				
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball		
A3	0	B15		
A3	1	A15		
TT	В3			
TT	1	E8		
TT	2	D7		
TT	3	C4		
TT	4	E7		
TBS	з <del>т</del>	E3		
TSI	ZO	E4		
TSI	Z1	E5		
TSI	72	C3		
TSI	Z3	D5		
AAC	D3			
ART	C2			
DBG/I	F16			
DBB/I	D18			
D	AC1			
D	AA1			
Dź	2	V3		
D	3	R5		
D4	4	P4		
D	5	M4		
D	6	J4		
D	7	G1		
D	3	W6		
D	)	Y3		
D1	D10			
D1	1	N6		
D1	2	P3		
D1	3	M2		
D1	4	J5		

## Table 21. Pinout (continued)



Pinout

## Table 21. Pinout (continued)

Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PCI_II	RDY	AF15
PCI_S	TOP	AE15
PCI_DE	VSEL	AE14
PCI_ID	OSEL	AC17
PCI_P	ERR	AD14
PCI_S	ERR	AD13
PCI_R	EQ0	AE20
PCI_REQ1/CI	PCI_HS_ES	AF14
PCI_G	INTO	AD20
PCI_GNT1/CP	PCI_HS_LED	AE13
PCI_GNT2/CPC	CI_HS_ENUM	AF21
PCI_F	नेडन	AF22
PCI_I	AE21	
PCI_R	AB14	
DLLC	AC22	
PCI_/	AF7	
PCI_/	AE10	
PCI_/	AB10	
PCI_/	AD10	
PCI_/	AD4	AE9
PCI_/	AD5	AF8
PCI_/	AD6	AC10
PCI_/	AD7	AE11
PCI_/	AD8	AB11
PCI_/	AD9	AF10
PCI_A	D10	AF9
PCI_A	D11	AB12
PCI_A	D12	AC12
PCI_A	D13	AD12
PCI_A	D14	AF11
PCI_A	D15	AB13



**Package Description** 

# 9 Package Description

This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 13. Side View of the PBGA Package Remove

## 9.1 Package Parameters

This table provides package parameters.

Table 22. Package Parameters

Code	Туре	Outline (mm) Interconnect		Pitch (mm)	Nominal Unmounted Height (mm)	
VR, ZQ	PBGA	27 x 27	516	1	2.25	

## NOTE: Temperature Reflow for the VR Package

In the VR package, sphere composition is lead-free (see Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Consult "Freescale PowerQUICC II Pb-Free Packaging Information" (MPC8250PBFREEPKG) available on www.freescale.com.

### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2002–2011 Freescale Semiconductor, Inc.

Document Number: MPC8272EC Rev. 3 09/2011



