



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details


2 0 0 0 0 0	
Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8248vrpiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This figure shows the block diagram of the SoC.





1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the MPC603e microprocessor
 - System core microprocessor supporting frequencies of 266–400 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - Supports bus snooping for cache coherency





- Integrated security engine (SEC) (MPC8272 and MPC8248 only)
 - Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms in hardware
- Communications processor module (CPM)
 - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
 - Interfaces to G2_LE core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 16 KB plus 4 KB dedicated instruction RAM.)
 - Microcode tracing capabilities
 - Eight CPM trap registers
- Universal serial bus (USB) controller
 - Supports USB 2.0 full/low rate compatible
 - USB host mode
 - Supports control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - NRZI encoding/decoding with bit stuffing
 - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
 - Flexible data buffers with multiple buffers per frame
 - Supports local loopback mode for diagnostics (12 Mbps only)
 - Supports USB slave mode
 - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - CRC5 checking
 - NRZI encoding/decoding with bit stuffing
 - 12- or 1.5-Mbps data rate
 - Flexible data buffers with multiple buffers per frame
 - Automatic retransmission upon transmit error
 - Serial DMA channels for receive and transmit on all serial channels
 - Parallel I/O registers with open-drain and interrupt capability
 - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
 - Two fast communication controllers (FCCs) supporting the following protocols:
 - 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
 - Transparent
 - HDLC—up to T3 rates (clear channel)



Overview

- One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
- Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BiSync) communications
 - Transparent
 - QUICC multichannel controller (QMC) up to 64 channels
 - Independent transmit and receive routing, frame synchronization.
 - Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways
 - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
 - Subchanneling on each time slot.
 - Independent transmit and receive routing, frame synchronization and clocking
 - Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter
 - Supports H1,H11, and H12 channels
 - Allows dynamic allocation of channels
 - SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
 - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
 - Transparent
 - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I^2C controller (identical to the MPC860 I^2C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
 - Supports one groups of two TDM channels
 - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers



3 DC Electrical Characteristics

This table shows DC electrical characteristics.

Table 5. DC Electrical Characteristics¹

Characteristic	Symbol	Min	Max	Unit
Input high voltage—all inputs except TCK, TRST and PORESET ²	V _{IH}	2.0	3.465	V
Input low voltage ³	V _{IL}	GND	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0.4	V
Input leakage current, V _{IN} = VDDH ⁴	I _{IN}	_	10	μA
Hi-Z (off state) leakage current, V _{IN} = VDDH ²	I _{OZ}	—	10	μA
Signal low input current, V _{IL} = 0.8 V	١L	_	1	μA
Signal high input current, V _{IH} = 2.0 V	ι _Η	—	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except UTOPIA mode, and open drain pins In UTOPIA mode ⁵ (UTOPIA pins only): $I_{OH} = -8.0\text{mA}$ PA[8-31] PB[18-31] PC[0-1,4-29] PD[7-25, 29-31]	V _{OH}	2.4	_	V
In UTOPIA mode ⁵ (UTOPIA pins only): I _{OL} = 8.0mA PA[8–31] PB[18–31] PC[0–1,4–29] PD[7–25, 29–31]	V _{OL}	_	0.5	V



DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
I _{OL} = 6.0mA	V _{OL}	—	0.4	V
BR	_			
BG/IRQ6				
ABB/IRQ2				
TS				
A[0-31]				
TT[0-4]				
TBST				
TSIZE[0-3]				
AACK				
ARTRY				
DBG/IRQ7				
DBB/IRQ3				
IRQ5/TBEN/EXT_DBG3/CINT				
PSDVAL TA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
BADDR31/IRQ5/CINT				
CPU_BR/INT_OUT				
IRQ0/NMI_OUT				
PORESET/PCI_RST				
HRESET				
SRESET				
RSTCONF				

Table 5. DC Electrical Characteristics¹ (continued)



4.7 References

Semiconductor Equipment and Materials International(415) 964-5111 805 East Middlefield Rd. Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) Specifications800-854-7179 or (Available from Global Engineering Documents)303-397-7956

JEDEC Specifications http://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

5 **Power Dissipation**

This table provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink. For a complete list of possible clock configurations, see Section 7, "Clock Configuration Modes."

	СРМ		CPU		P _{INT} (W) ^{2,3}			
Bus (MHz)	Multiplication Factor	CPM (MHz)	Multiplication Factor	CPU (MHz)	Vddl 1.5 Volts			
	Factor		Factor		Nominal	Maximum		
66.67	3	200	4	266	1	1.2		
100	2	200	3	300	1.1	1.3		
100	2	200	4	400	1.3	1.5		
133	2	267	3	400	1.5	1.8		

Table 8. Estimated Power Dissipation for Various Configurations¹

¹ Test temperature = 105° C

² $P_{INT} = I_{DD} \times V_{DD}$ Watts

³ Values do not include I/O. Add the following estimates for active I/O based on the following bus speeds:

66.7 MHz = 0.35 W (nominal), 0.4 W (maximum)

83.3 MHz = 0.4 W (nominal), 0.5 W (maximum)

100 MHz = 0.5 W (nominal), 0.6 W (maximum)

133 MHz = 0.7 W (nominal), 0.8 W (maximum)



AC Electrical Characteristics

6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100/133 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Output Buffers	Typical Impedance (Ω)
60x bus	45 or 27 ²
Memory controller	45 or 27 ²
Parallel I/O	45
PCI	27

¹ These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

² Impedance value is selected through SIUMCR[20,21]. See the SoC reference manual.

6.1 CPM AC Characteristics

This table lists CPM output characteristics.

Spec N	lumber		Value (ns)									
		Characteristic	N	laximu	m Dela	iy	Minimum Delay					
Max Min	Min		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz		
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	5.5	0.5	0.5	0.5	0.5		
sp36b	sp37b	FCC outputs—external clock (NMSI)	8	8	8	8	2	2	2	2		
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	10	10	10	10	0	0	0	0		
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	8	8	8	8	2	2	2	2		
sp40	sp41	TDM outputs/SI	11	11	11	11	2.5	2.5	2.5	2.5		
sp42	sp43	TIMER/IDMA outputs	11	11	11	11	0.5	0.5	0.5	0.5		
sp42a	sp43a	PIO outputs	11	11	11	11	0.5	0.5	0.5	0.5		

Table 10. AC Characteristics for CPM Outputs¹

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.



AC Electrical Characteristics

This figure shows the FCC external clock.





Figure 4. FCC External Clock Diagram

This figure shows the SCC/SMC/SPI/I²C external clock.



Note: There are four possible timing conditions for SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge.
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge (shown).
- 4. Input sampled on the falling edge and output driven on the rising edge.


Note: There are two possible timing conditions for SCC/SMC/I²C:

- 1. Input sampled on the falling edge and output driven on the falling edge (shown).
- 2. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I²C External Clock Diagram



This figure shows the SCC/SMC/SPI/I²C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram

This figure shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



Clock Configuration Modes

Mode ³	Bus ((MI	Clock Hz)	CPM Multiplication	CPM Clock (MHz)		(MHz)		(MHz)		CPU Multiplication	CPU Clock (MHz)		PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High				
1000_010	66.7	88.9	3	200.0	266.6	3.5	233.3	311.1	4	50.0	66.7				
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7				
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7				
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7				
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7				
1001_000		Reserved													
1001_001						Reserved									
1001_010	57.1	76.2	3.5	200.0	266.6	3.5	200.0	266.6	4	50.0	66.7				
1001_011	57.1	76.2	3.5	200.0	266.6	4	228.6	304.7	4	50.0	66.7				
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7				
		r		1			1	1		r					
1001_101	85.7	114.3	3.5	300.0	400.0	5	428.6	571.4	6	50.0	66.7				
1001_110	85.7	114.3	3.5	300.0	400.0	5.5	471.4	628.5	6	50.0	66.7				
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3	685.6	6	50.0	66.7				
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7				
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7				
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7				
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7				
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7				
1010_101	100.0	133.3	2	200.0	266.6	2.5	250.0	333.3	4	50.0	66.7				
1010_110		133.3			266.6	3	300.0		4	50.0	66.7				
1010_111		133.3			266.6	3.5	350.0		4	50.0	66.7				
	•	-		•			-	•	•	-					
1011_000						Reserved									
1011_001	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7				
1011_010	80.0	106.7	2.5	200.0	266.6	3	240.0	320.0	4	50.0	66.7				
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	280.0	373.3	4	50.0	66.7				

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2} (continued)



Clock Configuration Modes

- ⁶ CPM_CLK/PCI_CLK ratio. When PCI_MODCK = 1, the ratio of CPM_CLK/PCI_CLK should be calculated from PCIDF as follows: PCIDF = 3 > CPM_CLK/PCI_CLK = 4 PCIDF = 5 > CPM_CLK/PCI_CLK = 6 PCIDF = 7 > CPM_CLK/PCI_CLK = 8
 - PCIDF = 9 > CPM_CLK/PCI_CLK = 5
 - PCIDF = B > CPM_CLK/PCI_CLK = 6

7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication	· · ·		Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
			Defau	ilt Mod	es (MO	DCK_H=0000)					
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
			F	ull Con	figurat	ion Modes					
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0

Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2}



Clock Configuration Modes

Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)			
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High			
0011_000		•		•	•	Reserved		•						
0011_001						Reserved								
0011_010						Reserved								
0011_011						Reserved								
0011_100		Reserved												
0100_000						Reserved								
0100_000	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7			
0100_001	50.0	66.7	3		200.0	3.5	175.0		3	50.0	66.7			
0100_011	50.0	66.7	3	150.0		4	200.0		3	50.0	66.7			
0100_100	50.0	66.7	3		200.0	4.5	225.0		3	50.0	66.7			
	I	I		I	I			I			I			
0101_000	50.0	66.7	5	250.0	333.3	2.5	250.0	333.3	2.5	100.0	133.3			
0101_001	50.0	66.7	5	250.0	333.3	3	300.0	400.0	2.5	100.0	133.3			
0101_010	50.0	66.7	5	250.0	333.3	3.5	350.0	466.6	2.5	100.0	133.3			
0101_011	50.0	66.7	5	250.0	333.3	4	400.0	533.3	2.5	100.0	133.3			
0101_100	50.0	66.7	5	250.0	333.3	4.5	450.0	599.9	2.5	100.0	133.3			
0101_101	50.0	66.7	5	250.0	333.3	5	500.0	666.6	2.5	100.0	133.3			
0101_110	50.0	66.7	5	250.0	333.3	5.5	550.0	733.3	2.5	100.0	133.3			
	I													
0110_000		n	1	n	n	Reserved	T	r		-				
0110_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9			
0110_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9			
0110_011	50.0	66.7	4		266.6	4	266.7	355.5	3	66.7	88.9			
0110_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9			
			1				1				<u> </u>			
0111_000	50.0	66.7	3		200.0	2		200.0	2	75.0	100.0			
0111_001	50.0	66.7	3		200.0	2.5	187.5		2	75.0	100.0			
0111_010	50.0	66.7	3		200.0	3		300.0	2	75.0	100.0			
0111_011	50.0	66.7	3	150.0	200.0	3.5	262.5	350.0	2	75.0	100.0			

Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2} (continued)



Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division	Bus ((M	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
	1										
1000_000			1			Reserved					
1000_001	50.0	66.7	3	150.0	200.0	2.5	150.0	166.7	2.5	60.0	80.0
1000_010	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
1000_011	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
1000_100	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
1000_101	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0
1001 000						Decembed					
1001_000						Reserved					
1001_001						Reserved					
1001_010						Reserved					
1001_011	50.0	66.7	4	200.0	266.6	4	200.0	266.6	4	50.0	66.7
1001_100	50.0	66.7	4	200.0	266.6	4.5	225.0	300.0	4	50.0	66.7
1010_000						Reserved					
1010_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
1010_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
1010_011	50.0	66.7	4	200.0	266.6	4	266.7	355.5	3	66.7	88.9
1010_100	50.0	66.7	4	200.0			300.0	400.0	3	66.7	88.9
	1								I		
1011_000						Reserved					
1011_001	50.0	66.7	4	200.0	266.6	2.5	200.0	266.6	2.5	80.0	106.
1011_010	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.
1011_011	50.0	66.7	4	200.0	266.6	3.5	280.0	373.3	2.5	80.0	106.
1011_100	50.0	66.7	4	200.0	266.6	4	320.0	426.6	2.5	80.0	106.
1011_101	50.0	66.7	4	200.0	266.6	2.5	250.0	333.3	2	100.0	133.
	50.0	66.7	4	200.0	266.6	3	300.0	400.0	2	100.0	133.
1011_110		1			l						

Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2} (continued)

Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
			Defau	ult Mod	es (MO	DCK_H=0000)					
0000_000	30.0	50.0	4	120.0	200.0	2.5	150.0	250.0	2	60.0	100.0
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0000_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0000_101	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0000_110	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
	1	1	F	-ull Cor	nfigurati	on Modes	1				1
0001_001	30.0	50.0	4	120.0	200.0	5	150.0	250.0	4	30.0	50.0
0001_010	25.0	50.0	4	100.0	200.0	6	150.0	300.0	4	25.0	50.0
0001_011	25.0	50.0	4	100.0	200.0	7	175.0	350.0	4	25.0	50.0
0001_100	25.0	50.0	4	100.0	200.0	8	200.0	400.0	4	25.0	50.0
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0010_010	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0010_011	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
0011_000						Reserved					
0011_001	37.5	50.0	4	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0011_010	32.1	50.0	4	128.6	200.0	3.5	150.0	233.3	3	42.9	66.7
0011_011	28.1	50.0	4	112.5	200.0	4	150.0	266.7	3	37.5	66.7
0011_100	25.0	50.0	4	100.0	200.0	4.5	150.0	300.0	3	33.3	66.7
0100_000						Reserved					
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0100_010	25.0	50.0	6	150.0	300.0	3.5	175.0	350.0	3	50.0	100.0
0100_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2}




Table 20. Clock Config	urations for PCI Agent	Mode (PCI MODCK=	1) ^{1,2} (continued)

Mode ³	PCI ((MI		CPM Multiplication			CPU Clock CPU (MHz) Multiplication				Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low High	Factor ⁵	Low	High	Factor	Low	High	
0100_100	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0
0101_000	30.0	50.0	5	150.0	250.0	2.5	150.0	250.0	2.5	60.0	100.0
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0
0101_010	25.0	50.0	5	125.0	250.0	3.5	175.0	350.0	2.5	50.0	100.0
0101_011	25.0	50.0	5	125.0	250.0	4	200.0	400.0	2.5	50.0	100.0
0101_100	25.0	50.0	5	125.0	250.0	4.5	225.0	450.0	2.5	50.0	100.0
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0
0110_000						Reserved					
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3
				1	1					1	
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0
				1	1					1	
1000_000	Reserved										
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
						1					
1001_000	Reserved										
1001_001	Reserved										



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin I		
MPC8272/MPC8248 and MPC8272/MPC8271 Only MPC8271/MPC8247		Ball
BR		A19
BG/IRQ6		D2
ABB/IRQ2		C1



Table	21.	Pinout	(continued)	
14610			(

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
Ŧ	5	D1
A	0	A3
A	1	B5
A	2	D8
A	3	C6
A	4	A4
A	5	A6
A	6	B6
A	7	C7
A	8	B7
A	9	A7
A	10	D9
A	11	E11
A12		C9
A	13	B9
A	14	D11
A	A15	
A	16	B10
A	17	A10
A	18	B11
A	19	A11
A2	20	D12
A2	21	A12
A2	22	D13
A2	23	B13
A2	A24	
A2	A25	
A2	26	B14
A2	27	D14
A2	28	E14
A2	29	A14



Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
A3	0	B15
A3	1	A15
TT	0	В3
TT	1	E8
TT	2	D7
TT	3	C4
ΤŢ	4	E7
TBS	T	E3
TSIZ	ZO	E4
TSIZ	Z1	E5
TSIZ	72	C3
TSIZ	Z3	D5
AAC	.	D3
ARTRY		C2
DBG/I	RQ7	F16
DBB/I	RQ3	D18
D0		AC1
D1		AA1
D2		V3
D3		R5
D4	1	P4
DS	5	M4
De	3	J4
70	7	G1
D8		W6
D9		Y3
D1	0	V1
D11		N6
D1	2	Р3
D1	3	M2
D14		J5

Table 21. Pinout (continued)



Pin N				
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball		
CLKI	N2	C21		
No con	nect ⁴	D19 ⁴ , J3 ⁴ , AD24 ⁵		
l/O po	ower	B4, F3, J2, N4, AD1, AD5, AE8, AC13, AD18, AB24, AB26, W23, R25, M25, F25, C25, C22, B17, B12, B8, E6, F6, H6, L5, L6, P6, T6, U6, V5, Y5, AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, E9		
Core F	ower	F5, K5, M5, AA5, AB7, AA13, AA19, AA21, Y22, AC25, U22, R22, L21, H22, E22, E20, E15, F13, F11, F8, L3, V4, W3, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, C10		
Grou	Ind	E19, E2, K1, Y2, AE1, AE4, AD9, AC14, AE17, AC19, AE25, V24, P26, M26, G26, E26, B21, C12, C11, C8, A8, B18, A18, A2, B1, B2, A5, C5, D4, D6, G2, L4, P1, R1, R4, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11,R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17		

Table 21. Pinout (continued)

¹ Must be tied to ground.

 2 Should be tied to VDDH via a 2K Ω external pull-up resistor.

³ The default configuration of the CPM pins (PA[8–31], PB[18–31], PC[0–1,4–29], PD[7–25, 29–31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

⁴ This pin is not connected. It should be left floating.

⁵ Must be pulled down or left floating



Ordering Information

10 Ordering Information

This figure provides an example of the Freescale part numbering nomenclature for the SoC. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 15. Freescale Part Number Key

11 Document Revision History

This table summarizes changes to this document.

Table 23. Document Revision History

Revision	Date	Substantive Changes
3	09/2011	In Figure 15, "Freescale Part Number Key," added speed decoding information below processor frequency information.
2	12/2008	 Modified Figure 5, "SCC/SMC/SPI/I2C External Clock Diagram," and added second section of figure notes. In Table 12, modified "Data bus in pipeline mode" row and showed 66 MHz as "N/A." In Section 10, "Ordering Information," added "F = 133" to CPU/CPM/Bus Frequency. Added footnote concerning CPM_CLK/PCI_CLK ratio to column "PCI Division Factor" in Table 17, "Clock Configurations for PCI Host Mode (PCI_MODCK=0)," and Table 18, "Clock Configurations for PCI Host Mode (PCI_MODCK=1),." Removed overbar from DLL_ENABLE in Table 21, "Pinout."
1.5	12/2006	• Section 6, "AC Electrical Characteristics," removed deratings statement and clarified AC timing descriptions.
1.4	05/2006	Added row for 133 MHz configurations to Table 8.
1.3	02/2006	Inserted Section 6.3, "JTAG Timings."