

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XF


Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	·
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8271cvrpiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This figure shows the block diagram of the SoC.





1.1 Features

The major features of the SoC are as follows:

- Dual-issue integer (G2_LE) core
 - A core version of the MPC603e microprocessor
 - System core microprocessor supporting frequencies of 266–400 MHz
 - Separate 16 KB data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - Power Architecture®-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - Supports bus snooping for cache coherency



Operating Conditions

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

•	•	
Rating	Symbol	Value
Core supply voltage	VDD	1.425 – 575
PLL supply voltage	VCCSYN	1.425 – 575

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions¹

 Ambient temperature
 T_A
 0-70²
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

² Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_i}$.

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105²



3 DC Electrical Characteristics

This table shows DC electrical characteristics.

Table 5. DC Electrical Characteristics¹

Characteristic	Symbol	Min	Max	Unit
Input high voltage—all inputs except TCK, TRST and PORESET ²	V _{IH}	2.0	3.465	V
Input low voltage ³	V _{IL}	GND	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0.4	V
Input leakage current, V _{IN} = VDDH ⁴	I _{IN}	_	10	μA
Hi-Z (off state) leakage current, V _{IN} = VDDH ²	I _{OZ}	—	10	μA
Signal low input current, V _{IL} = 0.8 V	١L	_	1	μA
Signal high input current, V _{IH} = 2.0 V	ι _Η	—	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except UTOPIA mode, and open drain pins In UTOPIA mode ⁵ (UTOPIA pins only): $I_{OH} = -8.0\text{mA}$ PA[8-31] PB[18-31] PC[0-1,4-29] PD[7-25, 29-31]	V _{OH}	2.4	_	V
In UTOPIA mode ⁵ (UTOPIA pins only): I _{OL} = 8.0mA PA[8–31] PB[18–31] PC[0–1,4–29] PD[7–25, 29–31]	V _{OL}	_	0.5	V



DC Electrical Characteristics

⁵ MPC8272 and MPC8271 only.

Table 6.

Characteristic	Symbol	Min	Мах	Unit
Input high voltage—all inputs except TCK, TRST and PORESET ¹	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	GND	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0.4	V
Input leakage current, V _{IN} = VDDH ²	I _{IN}		10	μA
Hi-Z (off state) leakage current, V _{IN} = VDDH ²	I _{OZ}		10	μA
Signal low input current, $V_{IL} = 0.8 V^3$	١L	_	1	μA
Signal high input current, V _{IH} = 2.0 V	I _H	_	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except UTOPIA mode, and open drain pins In UTOPIA mode ⁴ (UTOPIA pins only): $I_{OH} = -8.0 \text{mA}$	V _{OH}	2.4	_	V
In UTOPIA mode ⁴ (UTOPIA pins only): I _{OL} = 8.0mA	V _{OL}	_	0.5	V
IoL = 6.0mA BR BG ABB/IRQ2 TS A[0-31] TTI[0-4] TBST TSIZE[0-3] AACK ARTRY DBG DBB/IRQ3 D[0-63] //EXT_BR3 //EXT_BG3 /TEN/EXT_DBG3/CINT PSDVAL TA TEA GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 BADDR31/IRQ5/CINT CPU_BR IRQ0/NMI_OUT /PCL_RST HRESET SRESET RSTCONF	V _{OL}		0.4	V



Thermal Characteristics

4.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

4.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature.

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$

where:

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) T_B = board temperature (°C) P_D = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and by attaching the thermal balls to the ground plane.



Thermal Characteristics

4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

4.5 **Experimental Determination**

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{JT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package

 P_D = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.

4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



AC Electrical Characteristics

6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100/133 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Output Buffers	Typical Impedance (Ω)
60x bus	45 or 27 ²
Memory controller	45 or 27 ²
Parallel I/O	45
PCI	27

¹ These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

² Impedance value is selected through SIUMCR[20,21]. See the SoC reference manual.

6.1 CPM AC Characteristics

This table lists CPM output characteristics.

Spec N	lumber		Value (ns)									
		Characteristic	N	laximu	m Dela	iy	Minimum Delay					
Max Min	Min		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz		
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	5.5	0.5	0.5	0.5	0.5		
sp36b	sp37b	FCC outputs—external clock (NMSI)	8	8	8	8	2	2	2	2		
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	10	10	10	10	0	0	0	0		
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	8	8	8	8	2	2	2	2		
sp40	sp41	TDM outputs/SI	11	11	11	11	2.5	2.5	2.5	2.5		
sp42	sp43	TIMER/IDMA outputs	11	11	11	11	0.5	0.5	0.5	0.5		
sp42a	sp43a	PIO outputs	11	11	11	11	0.5	0.5	0.5	0.5		


Table 10. AC Characteristics for CPM Outputs¹

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.



AC Electrical Characteristics

This figure shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

6.2 SIU AC Characteristics

This table lists SIU input characteristics.

NOTE: CLKIN Jitter and Duty Cycle

The CLKIN input to the SoC should not exceed +/- 150 psec of jitter (peak-to-peak). This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60.

NOTE: Spread Spectrum Clocking

Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 60 KHz modulation rate regardless of input frequency.

NOTE: PCI AC Timing

The SoC meets the timing requirements of *PCI Specification Revision 2.2.* See Section 7, "Clock Configuration Modes," and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.

MODCK,H- MODCK[1-3]LowHighFactor ⁴ LowHighFactor ⁵ LowHighFactor ⁵ Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.0350.0000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.03.3.33.5.050.00000_11050.066.73.5.1150.020.03.5.5150.03.5.33.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.03.5.33.3.33.5.050.00001_00150.066.73.5.1150.020.03.5.5250.033.33.5.050.00001_01050.066.73.5.1150.020.07.7350.0466.63.0.050.00001_01050.066.74.420.0266.66.63.0.040.050.050.00010_00050.066.74.420.0266.66.63.0.03.0.150.050.00	PCI Clock (MHz)		PCI Division	Clock Hz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ((MI	Mode ³
0000_000 60.0 66.7 2 120.0 133.3 2.5 150.0 166.7 2 60.0 0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 7 350.0 466.6	High	Low		High	Low		High	Low		High	Low	
0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 33 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50. Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50. 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50. 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50. 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50. 0010_011 50.0 66.7 4 200.0 266.6 8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_011 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4 <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td>on Modes</td> <td>ifigurati</td> <td>ull Cor</td> <td>F</td> <td></td> <td></td> <td></td>		1			1	on Modes	ifigurati	ull Cor	F			
0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5.5 375.0 500.0 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0												
0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0 50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved						Reserved						0100_000

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2}



Mode ³		Clock Hz)	CPM Multiplication	CPM Clock (MHz)		CPU - Multiplication	CPU Clock (MHz)				PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High	
0100_001	50.0	66.7	6	300.0	400.0	6	300.0	400.0	6	50.0	66.7	
0100_010	50.0	66.7	6	300.0	400.0	7	350.0	466.6	6	50.0	66.7	
0100_011	50.0	66.7	6	300.0	400.0	8	400.0	533.3	6	50.0	66.7	
0101_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7	
0101_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7	
0101_010	50.0	66.7	2	100.0	133.3	3.5	175.0	233.3	2	50.0	66.7	
0101_011	50.0	66.7	2	100.0	133.3	4	200.0	266.6	2	50.0	66.7	
0101_100	50.0	66.7	2	100.0	133.3	4.5	225.0	300.0	2	50.0	66.7	
0101_101	83.3	111.1	3	250.0	333.3	3.5	291.7	388.9	5	50.0	66.7	
0101_110	83.3	111.1	3	250.0	333.3	4	333.3	444.4	5	50.0	66.7	
0101_111	83.3	111.1	3	250.0	333.3	4.5	375.0	500.0	5	50.0	66.7	
	1	1					1					
0110_000	60.0	80.0	2.5	150.0	200.0	2.5	150.0	200.0	3	50.0	66.7	
0110_001	60.0	80.0	2.5	150.0	200.0	3	180.0	240.0	3	50.0	66.7	
0110_010	60.0	80.0	2.5	150.0	200.0	3.5	210.0	280.0	3	50.0	66.7	
0110_011	60.0	80.0	2.5	150.0	200.0	4	240.0	320.0	3	50.0	66.7	
0110_100	60.0	80.0	2.5	150.0	200.0	4.5	270.0	360.0	3	50.0	66.7	
0110_101	60.0	80.0	2.5	150.0	200.0	5	300.0	400.0	3	50.0	66.7	
0110_110	60.0	80.0	2.5	150.0	200.0	6	360.0	480.0	3	50.0	66.7	
0111_000						Reserved						
0111_001	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7	
0111_010	50.0	66.7	3	150.0	200.0	3.5	175.0	233.3	3	50.0	66.7	
0111_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7	
0111_100	50.0	66.7	3	150.0	200.0	4.5	225.0	300.0	3	50.0	66.7	
	1											
1000_000						Reserved	1					
1000_001	66.7	88.9	3	200.0	266.6	3	200.0	266.6	4	50.0	66.7	

Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0) ^{1,2} (continued)



Clock Configuration Modes

Mode ³	Bus ((MI	Clock Hz)	CPM Multiplication	CPM Clock (MHz)		PM (MHz lication		CPU Multiplication	CPU Clock (MHz)						PCI Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low High				Factor ⁶	Low	High			
1000_010	66.7	88.9	3	200.0	266.6	3.5	233.3	311.1	4	50.0	66.7					
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7					
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7					
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7					
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7					
1001_000		Reserved														
1001_001						Reserved										
1001_010	57.1	76.2	3.5	200.0	266.6	3.5	200.0	266.6	4	50.0	66.7					
1001_011	57.1	76.2	3.5	200.0	266.6	4	228.6	304.7	4	50.0	66.7					
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7					
		r		1			1	1		r						
1001_101	85.7	114.3	3.5	300.0	400.0	5	428.6	571.4	6	50.0	66.7					
1001_110	85.7	114.3	3.5	300.0	400.0	5.5	471.4	628.5	6	50.0	66.7					
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3	685.6	6	50.0	66.7					
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7					
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7					
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7					
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7					
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7					
1010_101	100.0	133.3	2	200.0	266.6	2.5	250.0	333.3	4	50.0	66.7					
1010_110		133.3			266.6	3	300.0		4	50.0	66.7					
1010_111		133.3			266.6	3.5	350.0		4	50.0	66.7					
	•	-		•			-	•	•	-						
1011_000						Reserved										
1011_001	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7					
1011_010	80.0	106.7	2.5	200.0	266.6	3	240.0	320.0	4	50.0	66.7					
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	280.0	373.3	4	50.0	66.7					

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2} (continued)



Mode ³		Clock Hz)	CPM Multiplication	CPM Clock (MHz)		(MHz)		(MHz)		(MHz)		M (MHz)		CPU Multiplication	CPU Clock (MHz)		PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High								
0100_001	25.0	50.0	6	150.0	300.0	6	150.0	300.0	6	25.0	50.0								
0100_010	25.0	50.0	6	150.0	300.0	7	175.0	350.0	6	25.0	50.0								
0100_011	25.0	50.0	6	150.0	300.0	8	200.0	400.0	6	25.0	50.0								
0101_000	60.0	100.0	2	120.0	200.0	2.5	150.0	250.0	4	30.0	50.0								
0101_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0								
0101_010	50.0	100.0	2	100.0	200.0	3.5	175.0	350.0	4	25.0	50.0								
0101_011	50.0	100.0	2	100.0	200.0	4	200.0	400.0	4	25.0	50.0								
0101_100	50.0	100.0	2	100.0	200.0	4.5	225.0	450.0	4	25.0	50.0								
0101_101	42.9	83.3	3	128.6	250.0	3.5	150.0	291.7	5	25.7	50.0								
0101_110	41.7	83.3	3	125.0	250.0	4	166.7	333.3	5	25.0	50.0								
0101_111	41.7	83.3	3	125.0	250.0	4.5	187.5	375.0	5	25.0	50.0								
	1	1	Γ	1	1	Γ	1	1		1									
0110_000	60.0	120.0	2.5	150.0	300.0	2.5	150.0	300.0	6	25.0	50.0								
0110_001	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0								
0110_010	60.0	120.0	2.5	150.0	300.0	3.5	210.0	420.0	6	25.0	50.0								
0110_011	60.0	120.0	2.5	150.0	300.0	4	240.0	480.0	6	25.0	50.0								
0110_100	60.0	120.0	2.5	150.0	300.0	4.5	270.0	540.0	6	25.0	50.0								
0110_101	60.0	120.0	2.5	150.0	300.0	5	300.0	600.0	6	25.0	50.0								
0110_110	60.0	120.0	2.5	150.0	300.0	6	360.0	720.0	6	25.0	50.0								
0111_000						Reserved													
0111_001	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0								
0111_010	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0								
0111_011	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0								
0111_100	50.0	100.0	3	150.0	300.0	4.5	225.0	450.0	6	25.0	50.0								
	I																		
1000_000			ſ			Reserved		I											
1000_001	66.7	133.3	3	200.0	400.0	3	200.0	400.0	8	25.0	50.0								

Table 18. Clock Configurations for PCI Host Mode (PCI_MODCK=1) ^{1,2} (continued)



Mode ³	Bus Clock (MHz)		CPM Clock CPM (MHz) CF	CPU	CPU Clock CPU (MHz)		k PCI	PCI Clock (MHz)			
	(IVII	1Z)	CPM Multiplication	(IVI)	ΠZ)	Multiplication	(IVI	ΠZ)	Division	(IVI	ΠZ)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0
					1			1		1	
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
					1			1		1	
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
					1			1		1	
1010_101	100.0	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0
1010_110	100.0	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0
1010_111	100.0	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0
1011_000	Reserved										
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0



Clock Configuration Modes

Mode ³		Clock Hz)	CPM Multiplication -			Bus Division		Clock Hz)			
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
0011_000		Reserved									
0011_001		Reserved									
0011_010		Reserved									
0011_011		Reserved									
0011_100						Reserved					
0100_000						Reserved					
0100_000	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0100_001	50.0	66.7	3		200.0	3.5	175.0		3	50.0	66.7
0100_011	50.0	66.7	3			4	200.0		3	50.0	66.7
0100_100	50.0	66.7	3		200.0	4.5	225.0		3	50.0	66.7
	I	I		I	I			I			I
0101_000	50.0	66.7	5	250.0	333.3	2.5	250.0	333.3	2.5	100.0	133.3
0101_001	50.0	66.7	5	250.0	333.3	3	300.0	400.0	2.5	100.0	133.3
0101_010	50.0	66.7	5	250.0	333.3	3.5	350.0	466.6	2.5	100.0	133.3
0101_011	50.0	66.7	5	250.0	333.3	4	400.0	533.3	2.5	100.0	133.3
0101_100	50.0	66.7	5	250.0	333.3	4.5	450.0	599.9	2.5	100.0	133.3
0101_101	50.0	66.7	5	250.0	333.3	5	500.0	666.6	2.5	100.0	133.3
0101_110	50.0	66.7	5	250.0	333.3	5.5	550.0	733.3	2.5	100.0	133.3
	I										
0110_000		n	1	n	n	Reserved	T	r		-	
0110_001	50.0	66.7	4	200.0	266.6	3	200.0	266.6	3	66.7	88.9
0110_010	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0110_011	50.0	66.7	4		266.6	4	266.7	355.5	3	66.7	88.9
0110_100	50.0	66.7	4	200.0	266.6	4.5	300.0	400.0	3	66.7	88.9
			1								<u> </u>
0111_000	50.0	66.7	3		200.0	2		200.0	2	75.0	100.0
0111_001	50.0	66.7	3		200.0	2.5	187.5		2	75.0	100.0
0111_010	50.0	66.7	3		200.0	3		300.0	2	75.0	100.0
0111_011	50.0	66.7	3	150.0	200.0	3.5	262.5	350.0	2	75.0	100.0


Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2} (continued)

Mode ³	le ³ PCI Clock (MHz)		CPM CPM (MH Multiplication		k CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Clock (MHz)		
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
Default Modes (MODCK_H=0000)											
0000_000	30.0	50.0	4	120.0	200.0	2.5	150.0	250.0	2	60.0	100.0
0000_001	25.0	50.0	4	100.0	200.0	3	150.0	300.0	2	50.0	100.0
0000_010	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0000_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0
0000_100	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0000_101	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0000_110	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0000_111	25.0	50.0	8	200.0	400.0	3	240.0	480.0	2.5	80.0	160.0
	1	1	F	-ull Cor	nfigurati	on Modes	1				1
0001_001	30.0	50.0	4	120.0	200.0	5	150.0	250.0	4	30.0	50.0
0001_010	25.0	50.0	4	100.0	200.0	6	150.0	300.0	4	25.0	50.0
0001_011	25.0	50.0	4	100.0	200.0	7	175.0	350.0	4	25.0	50.0
0001_100	25.0	50.0	4	100.0	200.0	8	200.0	400.0	4	25.0	50.0
0010_001	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
0010_010	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
0010_011	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
0010_100	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
0011_000						Reserved					
0011_001	37.5	50.0	4	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0011_010	32.1	50.0	4	128.6	200.0	3.5	150.0	233.3	3	42.9	66.7
0011_011	28.1	50.0	4	112.5	200.0	4	150.0	266.7	3	37.5	66.7
0011_100	25.0	50.0	4	100.0	200.0	4.5	150.0	300.0	3	33.3	66.7
0100_000						Reserved					
0100_001	25.0	50.0	6	150.0	300.0	3	150.0	300.0	3	50.0	100.0
0100_010	25.0	50.0	6	150.0	300.0	3.5	175.0	350.0	3	50.0	100.0
0100_011	25.0	50.0	6	150.0	300.0	4	200.0	400.0	3	50.0	100.0

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2}



This figure shows the pinout of the 516 PBGA package as viewed from the top surface.



Not to Scale

Figure 12. Pinout of the 516 PBGA Package (View from Top)

This table lists the pins of the MPC8272. Note that the pins in the "MPC8272/8271 Only" column relate to Utopia functionality.

Table 2	21. P	inout
---------	-------	-------

Pin I					
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball			
Ē	A19				
BG/	D2				
ABB	C1				



Pinout

	Table 21. Pinout (continued)					
Pin I	Name					
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball				
D	46	H4				
D	D47					
D	D48					
D	D49					
D	50	U1				
D	51	R3				
D	52	N3				
D	53	K2				
D	54	H5				
D	D55					
D	AA3					
D	U5					
D	U2					
D	P5					
D	D60					
D	K4					
D	62	НЗ				
D	63	E1				
IRQ3/CKSTP_	IRQ3/CKSTP_OUT/EXT_BR3					
IRQ4/CORE_SF	RESET/EXT_BG3	C15				
IRQ5/TBEN/EX	KT_DBG3/CINT	Y4				
PSI	PSDVAL					
ī	Ā	AA4				
TI	AB6					
GBL	D15					
CI/BADD	CI/BADDR29/IRQ2					
WT/BADD	WT/BADDR30/IRQ3					
BADDR31	/IRQ5/CINT	E17				
CPU_BR	/INT_OUT	B20				
C	SO	AE6				

Table 21. Pinout (continued)

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3

CS1

AD7



Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PA31/FCC1_MII_COL	FCC1_UT_TXENB	G22 ³
PB18/FCC2_MII_	_HDLC_RXD3	T25 ³
PB19/FCC2_MII_	HDLC_RXD2	P22 ³
PB20/FCC2_MII_HE	DLC_RMII_RXD1	L25 ³
PB21/FCC2_MII_HDLC_RMII	_RXD0/FCC2_TRAN_RXD	J26 ³
PB22/FCC2_MII_HDLC_T> FCC2_RMI		U23 ³
PB23/FCC2_MII_HDLC_T	XD1/FCC2_RMII_TXD1	U26 ³
PB24/FCC2_MII_HDLC	_TXD2/L1RSYNCB2	M24 ³
PB25/FCC2_MII_HDLC	_TXD3/L1TSYNCB2	M23 ³
PB26/FCC2_MII_0	CRS/L1RXDB2	H24 ³
PB27/FCC2_MII_0	COL/L1TXDB2	E25 ³
PB28/FCC2_MII_RMII_RX	_ER/FCC2_RTS/TXD1	D26 ³
PB29/FCC2_MII_	_RMII_TX_EN	K21 ³
PB30/FCC2_MII_RX_DV/	FCC2_RMII_CRS_DV	D24 ³
PB31/FCC2_M	E23 ³	
PC0/DREQ3/BRGO7/S	MSYN1/L1CLKOA2	AF23 ³
PC1/BRGO6	/L1RQA2	AD23 ³
PC4/SMRXD1/SI2_I	_1ST4/FCC2_CD	AB22 ³
PC5/SMTXD1/SI2_L	1ST3/FCC2_CTS	AE24 ³
PC6/FCC1_CD/SI2_L1ST2	FCC1_UT_RXADDR2	AF24 ³
PC7/FCC1_CTS	FCC1_UT_TXADDR2	AE26 ³
PC8/CD4/RTS1/SI	2_L1ST2/CTS3	AC24 ³
PC9/CTS4/L1	TSYNCA2	AA23 ³
PC10/CD3/0	AB25 ³	
PC11/CTS3/USB_	RP/L1TXD3A2	V22 ³
PC12	FCC1_UT_RXADDR1	AA26 ³
PC13/BRGO5	FCC1_UT_TXADDR1	V23 ³
PC14/CD1	FCC1_UT_RXADDR0	W24 ³
PC15/CTS1	FCC1_UT_TXADDR0	U24 ³
PC16/C	LK16	T23 ³



Package Description

9 Package Description

This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 13. Side View of the PBGA Package Remove

9.1 Package Parameters

This table provides package parameters.

Table 22. Package Parameters

Code	Туре	Outline (mm)	Interconnects	Pitch (mm)	Nominal Unmounted Height (mm)	
VR, ZQ	PBGA	27 x 27	516	1	2.25	

NOTE: Temperature Reflow for the VR Package

In the VR package, sphere composition is lead-free (see Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Consult "Freescale PowerQUICC II Pb-Free Packaging Information" (MPC8250PBFREEPKG) available on www.freescale.com.



9.2 Mechanical Dimensions

This figure provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.




Figure 14. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA