

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

| Product Status                  | Active  |
|---------------------------------|---|
| Core Processor                  | PowerPC G2_LE   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 400MHz  |
| Co-Processors/DSP               | Communications; RISC CPM                                    |
| RAM Controllers                 | DRAM, SDRAM   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100Mbps (2)  |
| SATA                            | -   |
| USB                             | USB 2.0 (1)   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | -40°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 516-BBGA  |
| Supplier Device Package         | 516-PBGA (27x27)  |
| Purchase URL                    | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8271czqtiea |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- Floating-point unit (FPU) supports floating-point arithmetic
- Support for cache locking
- Low-power consumption
- Separate power supply for internal logic (1.5 V) and for I/O (3.3 V)
- Separate PLLs for G2\_LE core and for the communications processor module (CPM)
  - G2\_LE core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5.5:1, 6:1, 7:1, 8:1
  - Internal CPM/bus clock multiplier that provides ratios 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1, 8:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs—up to two external masters
  - Supports single transfers and burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
    - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- Eight bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other user-definable peripherals
  - Byte write enables
  - 32-bit address decodes with programmable bank size
  - Three user-programmable machines, general-purpose chip-select machine, and page mode pipeline SDRAM machine
  - Byte selects for 64-bit bus width (60x)
  - Dedicated interface logic for SDRAM
- Disable CPU mode



- PCI bridge
  - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI host bridge or peripheral capabilities
  - Includes four DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
  - Supports the  $I_2O$  standard
  - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  - Support for 66 MHz, 3.3 V specification
  - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

# 2 **Operating Conditions**

This table shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings<sup>1</sup>

| Rating                           | Symbol           | Value           | Unit |
|----------------------------------|------------------|-----------------|------|
| Core supply voltage <sup>2</sup> | VDD              | -0.3 - 2.25     | V    |
| PLL supply voltage <sup>2</sup>  | VCCSYN           | -0.3 - 2.25     | V    |
| I/O supply voltage <sup>3</sup>  | VDDH             | -0.3 - 4.0      | V    |
| Input voltage <sup>4</sup>       | VIN              | GND(-0.3) - 3.6 | V    |
| Junction temperature             | Тј               | 120             | °C   |
| Storage temperature range        | T <sub>STG</sub> | (–55) – (+150)  | °C   |

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

- <sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
- <sup>3</sup> Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
- <sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



#### **Operating Conditions**

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

| •                   | •      |             |
|---------------------|--------|-------------|
| Rating              | Symbol | Value       |
| Core supply voltage | VDD    | 1.425 – 575 |
| PLL supply voltage  | VCCSYN | 1.425 – 575 |
|                     |        |             |

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions<sup>1</sup>

 Ambient temperature
 T<sub>A</sub>
 0-70<sup>2</sup>
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

<sup>2</sup> Note that for extended temperature parts the range is  $(-40)_{T_A} - 105_{T_i}$ .

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or  $V_{CC}$ ).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105<sup>2</sup>



# **3 DC Electrical Characteristics**

This table shows DC electrical characteristics.

Table 5. DC Electrical Characteristics<sup>1</sup>

| Characteristic   | Symbol           | Min | Max   | Unit |
|--|------------------|-----|-------|------|
| Input high voltage—all inputs except TCK, TRST and PORESET <sup>2</sup>  | V <sub>IH</sub>  | 2.0 | 3.465 | V    |
| Input low voltage <sup>3</sup>   | V <sub>IL</sub>  | GND | 0.8   | V    |
| CLKIN input high voltage   | V <sub>IHC</sub> | 2.4 | 3.465 | V    |
| CLKIN input low voltage  | V <sub>ILC</sub> | GND | 0.4   | V    |
| Input leakage current, V <sub>IN</sub> = VDDH <sup>4</sup>   | I <sub>IN</sub>  | _   | 10    | μA   |
| Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>  | I <sub>OZ</sub>  | —   | 10    | μA   |
| Signal low input current, V <sub>IL</sub> = 0.8 V  | ١L               | _   | 1     | μA   |
| Signal high input current, V <sub>IH</sub> = 2.0 V   | ι <sub>Η</sub>   | —   | 1     | μA   |
| Output high voltage, $I_{OH} = -2 \text{ mA}$<br>except UTOPIA mode, and open drain pins<br>In UTOPIA mode <sup>5</sup> (UTOPIA pins only): $I_{OH} = -8.0\text{mA}$<br>PA[8-31]<br>PB[18-31]<br>PC[0-1,4-29]<br>PD[7-25, 29-31] | V <sub>OH</sub>  | 2.4 | _     | V    |
| In UTOPIA mode <sup>5</sup> (UTOPIA pins only): I <sub>OL</sub> = 8.0mA<br>PA[8–31]<br>PB[18–31]<br>PC[0–1,4–29]<br>PD[7–25, 29–31]  | V <sub>OL</sub>  | _   | 0.5   | V    |



### **DC Electrical Characteristics**

<sup>5</sup> MPC8272 and MPC8271 only.

Table 6.

| Characteristic   | Symbol           | Min | Мах   | Unit |
|--|------------------|-----|-------|------|
| Input high voltage—all inputs except TCK, TRST and PORESET <sup>1</sup>  | V <sub>IH</sub>  | 2.0 | 3.465 | V    |
| Input low voltage  | V <sub>IL</sub>  | GND | 0.8   | V    |
| CLKIN input high voltage   | V <sub>IHC</sub> | 2.4 | 3.465 | V    |
| CLKIN input low voltage  | V <sub>ILC</sub> | GND | 0.4   | V    |
| Input leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>   | I <sub>IN</sub>  |     | 10    | μA   |
| Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>  | I <sub>OZ</sub>  |     | 10    | μA   |
| Signal low input current, $V_{IL} = 0.8 V^3$   | ١L               | _   | 1     | μA   |
| Signal high input current, V <sub>IH</sub> = 2.0 V   | I <sub>H</sub>   | _   | 1     | μA   |
| Output high voltage, $I_{OH} = -2 \text{ mA}$<br>except UTOPIA mode, and open drain pins<br>In UTOPIA mode <sup>4</sup> (UTOPIA pins only): $I_{OH} = -8.0 \text{mA}$  | V <sub>OH</sub>  | 2.4 | _     | V    |
| In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OL</sub> = 8.0mA  | V <sub>OL</sub>  | _   | 0.5   | V    |
| IoL = 6.0mA         BR         BG         ABB/IRQ2         TS         A[0-31]         TTI[0-4]         TBST         TSIZE[0-3]         AACK         ARTRY         DBG         DBB/IRQ3         D[0-63]         //EXT_BR3         //EXT_BR3         //EXT_BG3         /TEN/EXT_DBG3/CINT         PSDVAL         TA         TEA         GBL/IRQ1         CI/BADDR29/IRQ2         WT/BADDR30/IRQ3         BADDR31/IRQ5/CINT         CPU_BR         IRQ0/NMI_OUT         /PCL_RST         HRESET         SRESET         REQONF | V <sub>OL</sub>  |     | 0.4   | V    |



#### **DC Electrical Characteristics**

| Та | h | P  | 6  |  |
|----|---|----|----|--|
| ıa | N | e. | υ. |  |

| Characteristic                                | Symbol          | Min | Max | Unit |
|---|-----------------|-----|-----|------|
| I <sub>OL</sub> = 5.3mA                       | V <sub>OL</sub> |     | 0.4 | V    |
| CS[0-9]                                       | VOL             |     | 0.4 | v    |
| CS(10)/BCTL1                                  |                 |     |     |      |
| <u>CS(11)/AP(0)</u>                           |                 |     |     |      |
| BADDR[27–28]                                  |                 |     |     |      |
| ALE   |                 |     |     |      |
| BCTLO   |                 |     |     |      |
| PWE[0-7]/PSDDQM[0-7]/PBS[0-7]                 |                 |     |     |      |
| PSDA10/PGPL0                                  |                 |     |     |      |
| PSDWE/PGPL1                                   |                 |     |     |      |
| POE/PSDRAS/PGPL2                              |                 |     |     |      |
| PSDCAS/PGPL3                                  |                 |     |     |      |
| PGTA/PUPMWAIT/PGPL4/PPBS                      |                 |     |     |      |
| PSDAMUX/PGPL5                                 |                 |     |     |      |
| LWE[0-3]LSDDQM[0-3]/LBS[0-3]/PCI_CFG[0-3]     |                 |     |     |      |
| LSDA10/LGPL0/PCI_MODCKH0                      |                 |     |     |      |
| LSDWE/LGPL1/PCI_MODCKH1                       |                 |     |     |      |
| LOE/LSDRAS/LGPL2/PCI_MODCKH2                  |                 |     |     |      |
| LSDCAS/LGPL3/PCI_MODCKH3                      |                 |     |     |      |
| LGTA/LUPMWAIT/LGPL4/LPBS                      |                 |     |     |      |
| LSDAMUX/LGPL5/PCI_MODCK                       |                 |     |     |      |
| LWR   |                 |     |     |      |
| MODCK[1-3]/AP[1-3]/TC[0-2]/BNKSEL[0-2]        |                 |     |     |      |
| I <sub>OL</sub> = 3.2mA                       |                 |     |     |      |
| L_A14/PAR                                     |                 |     |     |      |
| L_A15/FRAME/SMI                               |                 |     |     |      |
| L_A16/TRDY                                    |                 |     |     |      |
| L_A17/IRDY/CKSTP_OUT                          |                 |     |     |      |
| L_A18/STOP                                    |                 |     |     |      |
| L_A19/DEVSEL                                  |                 |     |     |      |
| L_A20/IDSEL                                   |                 |     |     |      |
| L_A21/PERR                                    |                 |     |     |      |
| L_A22/SERR                                    |                 |     |     |      |
| L_A23/ <u>REQ0</u>                            |                 |     |     |      |
| L_A24/REQ1/HSEJSW                             |                 |     |     |      |
| L_A25/GNT0                                    |                 |     |     |      |
| L_A26/GNT1/HSLED                              |                 |     |     |      |
| L_A27/GNT2/HSENUM                             |                 |     |     |      |
|   |                 |     |     |      |
| L_A29/INTAL_A30/REQ2                          |                 |     |     |      |
|   |                 |     |     |      |
| LCL_D[0-31)]/AD[0-31]<br>LCL_DP[03]/C/BE[0-3] |                 |     |     |      |
| PA[0-31]                                      |                 |     |     |      |
| PB[4–31]                                      |                 |     |     |      |
| PC[0-31]                                      |                 |     |     |      |
| PD[4–31]                                      |                 |     |     |      |
| TDO   |                 |     |     |      |
| QREQ  |                 |     |     |      |
|   |                 |     |     |      |

TCK,  $\overline{\text{TRST}}$  and  $\overline{\text{PORESET}}$  have min VIH = 2.5V. 1

<sup>2</sup> The leakage current is measured for nominal VDDH,VCCSYN, and VDD.
 <sup>3</sup> V<sub>IL</sub> for IIC interface does not match IIC standard, but does meet IIC standard for V<sub>OL</sub> and should not cause any compatibility issue.



**Thermal Characteristics** 

## 4.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

## 4.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature.

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$

where:

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W)  $T_B$  = board temperature (°C)  $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and by attaching the thermal balls to the ground plane.



AC Electrical Characteristics

# 6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100/133 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

| Output Buffers                | Typical Impedance ( $\Omega$ ) |  |  |  |
|-------------------------------|--------------------------------|--|--|--|
| 60x bus 45 or 27 <sup>2</sup> |                                |  |  |  |
| Memory controller             | 45 or 27 <sup>2</sup>          |  |  |  |
| Parallel I/O                  | 45                             |  |  |  |
| PCI                           | 27                             |  |  |  |

<sup>1</sup> These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

<sup>2</sup> Impedance value is selected through SIUMCR[20,21]. See the SoC reference manual.

# 6.1 CPM AC Characteristics

This table lists CPM output characteristics.

| Spec Number |       |   | Value (ns)    |           |            |            |               |           |            |            |
|-------------|-------|---|---------------|-----------|------------|------------|---------------|-----------|------------|------------|
|             |       | Characteristic                                | Maximum Delay |           |            |            | Minimum Delay |           |            |            |
| Max         | Min   |   | 66<br>MHz     | 83<br>MHz | 100<br>MHz | 133<br>MHz | 66<br>MHz     | 83<br>MHz | 100<br>MHz | 133<br>MHz |
| sp36a       | sp37a | FCC outputs—internal clock (NMSI)             | 6             | 5.5       | 5.5        | 5.5        | 0.5           | 0.5       | 0.5        | 0.5        |
| sp36b       | sp37b | FCC outputs—external clock (NMSI)             | 8             | 8         | 8          | 8          | 2             | 2         | 2          | 2          |
| sp38a       | sp39a | SCC/SMC/SPI/I2C outputs—internal clock (NMSI) | 10            | 10        | 10         | 10         | 0             | 0         | 0          | 0          |
| sp38b       | sp39b | SCC/SMC/SPI/I2C outputs—external clock (NMSI) | 8             | 8         | 8          | 8          | 2             | 2         | 2          | 2          |
| sp40        | sp41  | TDM outputs/SI                                | 11            | 11        | 11         | 11         | 2.5           | 2.5       | 2.5        | 2.5        |
| sp42        | sp43  | TIMER/IDMA outputs                            | 11            | 11        | 11         | 11         | 0.5           | 0.5       | 0.5        | 0.5        |
| sp42a       | sp43a | PIO outputs                                   | 11            | 11        | 11         | 11         | 0.5           | 0.5       | 0.5        | 0.5        |


### Table 10. AC Characteristics for CPM Outputs<sup>1</sup>

<sup>1</sup> Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.



#### **AC Electrical Characteristics**

This figure shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

## 6.2 SIU AC Characteristics

This table lists SIU input characteristics.

## NOTE: CLKIN Jitter and Duty Cycle

The CLKIN input to the SoC should not exceed +/- 150 psec of jitter (peak-to-peak). This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60.

## **NOTE: Spread Spectrum Clocking**

Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 60 KHz modulation rate regardless of input frequency.

## **NOTE: PCI AC Timing**

The SoC meets the timing requirements of *PCI Specification Revision 2.2.* See Section 7, "Clock Configuration Modes," and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.



**AC Electrical Characteristics** 

This figure shows signal behavior in MEMC mode.




Figure 10. MEMC Mode Diagram

NOTE

Generally, all SoC bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 14.

| Table 14. | . Tick Spacing for Memory Controller Signals |
|-----------|--|
|-----------|--|

| PLL Clock Ratio         | Tick Spacing (T1 Occurs at the Rising Edge of CLKin) |           |             |  |  |
|-------------------------|--|-----------|-------------|--|--|
|                         | T2   | тз        | Τ4          |  |  |
| 1:2, 1:3, 1:4, 1:5, 1:6 | 1/4 CLKin  | 1/2 CLKin | 3/4 CLKin   |  |  |
| 1:2.5                   | 3/10 CLKin   | 1/2 CLKin | 8/10 CLKin  |  |  |
| 1:3.5                   | 4/14 CLKin   | 1/2 CLKin | 11/14 CLKin |  |  |

This table is a representation of the information in Table 14.




Figure 11. Internal Tick Spacing for Memory Controller Signals



\_\_\_\_\_

| Mode <sup>3</sup>      |      | Clock<br>Hz) | CPM<br>Multiplication |       | Clock<br>Hz) | CPU<br>Multiplication | CPU Clock<br>(MHz) |       | PCI<br>Division     |      | Clock<br>Hz) |
|------------------------|------|--------------|-----------------------|-------|--------------|-----------------------|--------------------|-------|---------------------|------|--------------|
| MODCK_H-<br>MODCK[1-3] | Low  | High         | Factor <sup>4</sup>   | Low   | High         | Factor <sup>5</sup>   | Low                | High  | Factor <sup>6</sup> | Low  | High         |
| 0100_001               | 50.0 | 66.7         | 6                     | 300.0 | 400.0        | 6                     | 300.0              | 400.0 | 6                   | 50.0 | 66.7         |
| 0100_010               | 50.0 | 66.7         | 6                     | 300.0 | 400.0        | 7                     | 350.0              | 466.6 | 6                   | 50.0 | 66.7         |
| 0100_011               | 50.0 | 66.7         | 6                     | 300.0 | 400.0        | 8                     | 400.0              | 533.3 | 6                   | 50.0 | 66.7         |
| 0101_000               | 60.0 | 66.7         | 2                     | 120.0 | 133.3        | 2.5                   | 150.0              | 166.7 | 2                   | 60.0 | 66.7         |
| 0101_001               | 50.0 | 66.7         | 2                     | 100.0 | 133.3        | 3                     | 150.0              | 200.0 | 2                   | 50.0 | 66.7         |
| 0101_010               | 50.0 | 66.7         | 2                     | 100.0 | 133.3        | 3.5                   | 175.0              | 233.3 | 2                   | 50.0 | 66.7         |
| 0101_011               | 50.0 | 66.7         | 2                     | 100.0 | 133.3        | 4                     | 200.0              | 266.6 | 2                   | 50.0 | 66.7         |
| 0101_100               | 50.0 | 66.7         | 2                     | 100.0 | 133.3        | 4.5                   | 225.0              | 300.0 | 2                   | 50.0 | 66.7         |
|                        |      |              |                       |       |              |                       |                    |       |                     |      |              |
| 0101_101               | 83.3 | 111.1        | 3                     | 250.0 | 333.3        | 3.5                   | 291.7              | 388.9 | 5                   | 50.0 | 66.7         |
| 0101_110               | 83.3 | 111.1        | 3                     | 250.0 | 333.3        | 4                     | 333.3              | 444.4 | 5                   | 50.0 | 66.7         |
| 0101_111               | 83.3 | 111.1        | 3                     | 250.0 | 333.3        | 4.5                   | 375.0              | 500.0 | 5                   | 50.0 | 66.7         |
|                        | 1    | 1            |                       |       |              |                       | 1                  |       |                     |      |              |
| 0110_000               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 2.5                   | 150.0              | 200.0 | 3                   | 50.0 | 66.7         |
| 0110_001               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 3                     | 180.0              | 240.0 | 3                   | 50.0 | 66.7         |
| 0110_010               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 3.5                   | 210.0              | 280.0 | 3                   | 50.0 | 66.7         |
| 0110_011               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 4                     | 240.0              | 320.0 | 3                   | 50.0 | 66.7         |
| 0110_100               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 4.5                   | 270.0              | 360.0 | 3                   | 50.0 | 66.7         |
| 0110_101               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 5                     | 300.0              | 400.0 | 3                   | 50.0 | 66.7         |
| 0110_110               | 60.0 | 80.0         | 2.5                   | 150.0 | 200.0        | 6                     | 360.0              | 480.0 | 3                   | 50.0 | 66.7         |
| 0111_000               |      |              |                       |       |              | Reserved              |                    |       |                     |      |              |
| 0111_001               | 50.0 | 66.7         | 3                     | 150.0 | 200.0        | 3                     | 150.0              | 200.0 | 3                   | 50.0 | 66.7         |
| 0111_010               | 50.0 | 66.7         | 3                     | 150.0 | 200.0        | 3.5                   | 175.0              | 233.3 | 3                   | 50.0 | 66.7         |
| 0111_011               | 50.0 | 66.7         | 3                     | 150.0 | 200.0        | 4                     | 200.0              | 266.6 | 3                   | 50.0 | 66.7         |
| 0111_100               | 50.0 | 66.7         | 3                     | 150.0 | 200.0        | 4.5                   | 225.0              | 300.0 | 3                   | 50.0 | 66.7         |
|                        | 1    |              |                       |       |              |                       |                    |       |                     |      |              |
| 1000_000               |      |              |                       |       |              | Reserved              | 1                  |       |                     |      |              |
| 1000_001               | 66.7 | 88.9         | 3                     | 200.0 | 266.6        | 3                     | 200.0              | 266.6 | 4                   | 50.0 | 66.7         |

| Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0) <sup>1,2</sup> (continued) |
|---|
|---|



|                        |             |              |                       |  |       | ······································ | ,     |              | (contine            | ,    |              |
|------------------------|-------------|--------------|-----------------------|--|-------|--|-------|--------------|---------------------|------|--------------|
| Mode <sup>3</sup>      | Bus (<br>(M | Clock<br>Hz) | CPM<br>Multiplication | CPM CPM Clock<br>CPM (MHz)<br>Multiplication |       | CPU<br>Multiplication                  |       | Clock<br>Hz) | PCI<br>Division     |      | Clock<br>Hz) |
| MODCK_H-<br>MODCK[1-3] | Low         | High         | Factor <sup>4</sup>   | Low  | High  | Factor <sup>5</sup>                    | Low   | High         | Factor <sup>6</sup> | Low  | High         |
| 1000_010               | 66.7        | 88.9         | 3                     | 200.0  | 266.6 | 3.5                                    | 233.3 | 311.1        | 4                   | 50.0 | 66.7         |
| 1000_011               | 66.7        | 88.9         | 3                     | 200.0  | 266.6 | 4                                      | 266.7 | 355.5        | 4                   | 50.0 | 66.7         |
| 1000_100               | 66.7        | 88.9         | 3                     | 200.0  | 266.6 | 4.5                                    | 300.0 | 400.0        | 4                   | 50.0 | 66.7         |
| 1000_101               | 66.7        | 88.9         | 3                     | 200.0  | 266.6 | 6                                      | 400.0 | 533.3        | 4                   | 50.0 | 66.7         |
| 1000_110               | 66.7        | 88.9         | 3                     | 200.0  | 266.6 | 6.5                                    | 433.3 | 577.7        | 4                   | 50.0 | 66.7         |
|                        | •           | •            |                       |  | •     |  | •     |              |                     |      |              |
| 1001_000               |             |              |                       |  |       | Reserved                               |       |              |                     |      |              |
| 1001_001               |             |              |                       |  |       | Reserved                               |       |              |                     |      |              |
| 1001_010               | 57.1        | 76.2         | 3.5                   | 200.0  | 266.6 | 3.5                                    | 200.0 | 266.6        | 4                   | 50.0 | 66.7         |
| 1001_011               | 57.1        | 76.2         | 3.5                   | 200.0  | 266.6 | 4                                      | 228.6 | 304.7        | 4                   | 50.0 | 66.7         |
| 1001_100               | 57.1        | 76.2         | 3.5                   | 200.0  | 266.6 | 4.5                                    | 257.1 | 342.8        | 4                   | 50.0 | 66.7         |
|                        | •           |              |                       |  |       |  |       |              |                     |      |              |
| 1001_101               | 85.7        | 114.3        | 3.5                   | 300.0  | 400.0 | 5                                      | 428.6 | 571.4        | 6                   | 50.0 | 66.7         |
| 1001_110               | 85.7        | 114.3        | 3.5                   | 300.0  | 400.0 | 5.5                                    | 471.4 | 628.5        | 6                   | 50.0 | 66.7         |
| 1001_111               | 85.7        | 114.3        | 3.5                   | 300.0  | 400.0 | 6                                      | 514.3 | 685.6        | 6                   | 50.0 | 66.7         |
|                        |             |              |                       |  |       |  |       |              |                     |      |              |
| 1010_000               | 75.0        | 100.0        | 2                     | 150.0  | 200.0 | 2                                      | 150.0 | 200.0        | 3                   | 50.0 | 66.7         |
| 1010_001               | 75.0        | 100.0        | 2                     | 150.0  | 200.0 | 2.5                                    | 187.5 | 250.0        | 3                   | 50.0 | 66.7         |
| 1010_010               | 75.0        | 100.0        | 2                     | 150.0  | 200.0 | 3                                      | 225.0 | 300.0        | 3                   | 50.0 | 66.7         |
| 1010_011               | 75.0        | 100.0        | 2                     | 150.0  | 200.0 | 3.5                                    | 262.5 | 350.0        | 3                   | 50.0 | 66.7         |
| 1010_100               | 75.0        | 100.0        | 2                     | 150.0  | 200.0 | 4                                      | 300.0 | 400.0        | 3                   | 50.0 | 66.7         |
|                        |             |              |                       |  |       |  |       |              |                     |      |              |
| 1010_101               | 100.0       | 133.3        | 2                     | 200.0  | 266.6 | 2.5                                    | 250.0 | 333.3        | 4                   | 50.0 | 66.7         |
| 1010_110               | 100.0       | 133.3        | 2                     | 200.0  | 266.6 | 3                                      | 300.0 | 400.0        | 4                   | 50.0 | 66.7         |
| 1010_111               | 100.0       | 133.3        | 2                     | 200.0  | 266.6 | 3.5                                    | 350.0 | 466.6        | 4                   | 50.0 | 66.7         |
|                        |             |              |                       |  |       |  |       |              |                     |      |              |
| 1011_000               |             |              |                       |  |       | Reserved                               |       |              |                     |      |              |
| 1011_001               | 80.0        | 106.7        | 2.5                   | 200.0  | 266.6 | 2.5                                    | 200.0 | 266.6        | 4                   | 50.0 | 66.7         |
| 1011_010               | 80.0        | 106.7        | 2.5                   | 200.0  | 266.6 | 3                                      | 240.0 | 320.0        | 4                   | 50.0 | 66.7         |
| 1011_011               | 80.0        | 106.7        | 2.5                   | 200.0  | 266.6 | 3.5                                    | 280.0 | 373.3        | 4                   | 50.0 | 66.7         |
|                        |             |              |                       |  |       |  |       |              |                     |      |              |

 Table 17. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)



| Mode <sup>3</sup>      | Bus Clock<br>(MHz) |       | CPM<br>Multiplication |          | Clock<br>Hz) | CPU<br>Multiplication |       | Clock<br>Hz) | PCI<br>Division     |      | Clock<br>Hz) |
|------------------------|--------------------|-------|-----------------------|----------|--------------|-----------------------|-------|--------------|---------------------|------|--------------|
| MODCK_H-<br>MODCK[1-3] | Low                | High  | Factor <sup>4</sup>   | Low      | High         | Factor <sup>5</sup>   | Low   | High         | Factor <sup>6</sup> | Low  | High         |
|                        |                    |       | Defau                 | ult Mode | es (MO       | DCK_H=0000)           |       |              |                     |      |              |
| 0000_000               | 60.0               | 100.0 | 2                     | 120.0    | 200.0        | 2.5                   | 150.0 | 250.0        | 4                   | 30.0 | 50.0         |
| 0000_001               | 50.0               | 100.0 | 2                     | 100.0    | 200.0        | 3                     | 150.0 | 300.0        | 4                   | 25.0 | 50.0         |
| 0000_010               | 60.0               | 120.0 | 2.5                   | 150.0    | 300.0        | 3                     | 180.0 | 360.0        | 6                   | 25.0 | 50.0         |
| 0000_011               | 60.0               | 120.0 | 2.5                   | 150.0    | 300.0        | 3.5                   | 210.0 | 420.0        | 6                   | 25.0 | 50.0         |
| 0000_100               | 60.0               | 120.0 | 2.5                   | 150.0    | 300.0        | 4                     | 240.0 | 480.0        | 6                   | 25.0 | 50.0         |
| 0000_101               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 3                     | 150.0 | 300.0        | 6                   | 25.0 | 50.0         |
| 0000_110               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 3.5                   | 175.0 | 350.0        | 6                   | 25.0 | 50.0         |
| 0000_111               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 4                     | 200.0 | 400.0        | 6                   | 25.0 | 50.0         |
|                        | •                  |       | ŀ                     | ull Cor  | figurati     | on Modes              | •     |              |                     | •    | •            |
| 0001_000               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 5                     | 250.0 | 500.0        | 6                   | 25.0 | 50.0         |
| 0001_001               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 6                     | 300.0 | 600.0        | 6                   | 25.0 | 50.0         |
| 0001_010               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 7                     | 350.0 | 700.0        | 6                   | 25.0 | 50.0         |
| 0001_011               | 50.0               | 100.0 | 3                     | 150.0    | 300.0        | 8                     | 400.0 | 800.0        | 6                   | 25.0 | 50.0         |
|                        |                    |       |                       |          |              |                       | -     |              |                     |      |              |
| 0010_000               | 50.0               | 100.0 | 4                     | 200.0    | 400.0        | 5                     | 250.0 | 500.0        | 8                   | 25.0 | 50.0         |
| 0010_001               | 50.0               | 100.0 | 4                     | 200.0    | 400.0        | 6                     | 300.0 | 600.0        | 8                   | 25.0 | 50.0         |
| 0010_010               | 50.0               | 100.0 | 4                     | 200.0    | 400.0        | 7                     | 350.0 | 700.0        | 8                   | 25.0 | 50.0         |
| 0010_011               | 50.0               | 100.0 | 4                     | 200.0    | 400.0        | 8                     | 400.0 | 800.0        | 8                   | 25.0 | 50.0         |
|                        |                    |       |                       |          |              |                       |       |              |                     |      |              |
| 0010_100               | 37.5               | 75.0  | 4                     | 150.0    | 300.0        | 5                     | 187.5 | 375.0        | 6                   | 25.0 | 50.0         |
| 0010_101               | 37.5               | 75.0  | 4                     | 150.0    | 300.0        | 5.5                   | 206.3 | 412.5        | 6                   | 25.0 | 50.0         |
| 0010_110               | 37.5               | 75.0  | 4                     | 150.0    | 300.0        | 6                     | 225.0 | 450.0        | 6                   | 25.0 | 50.0         |
|                        |                    |       |                       |          |              |                       |       |              |                     |      |              |
| 0011_000               | 30.0               | 50.0  | 5                     | 150.0    | 250.0        | 5                     | 150.0 | 250.0        | 5                   | 30.0 | 50.0         |
| 0011_001               | 25.0               | 50.0  | 5                     | 125.0    | 250.0        | 6                     | 150.0 | 300.0        | 5                   | 25.0 | 50.0         |
| 0011_010               | 25.0               | 50.0  | 5                     | 125.0    | 250.0        | 7                     | 175.0 | 350.0        | 5                   | 25.0 | 50.0         |
| 0011_011               | 25.0               | 50.0  | 5                     | 125.0    | 250.0        | 8                     | 200.0 | 400.0        | 5                   | 25.0 | 50.0         |
|                        |                    |       |                       |          |              |                       |       |              |                     |      |              |
| 0100_000               |                    |       |                       |          |              | Reserved              |       |              |                     |      |              |

# Table 18. Clock Configurations for PCI Host Mode (PCI\_MODCK=1)<sup>1,2</sup>



#### **Clock Configuration Modes**

- <sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 1, the ratio of CPM\_CLK/PCI\_CLK should be calculated from PCIDF as follows: PCIDF = 3 > CPM\_CLK/PCI\_CLK = 4 PCIDF = 5 > CPM\_CLK/PCI\_CLK = 6 PCIDF = 7 > CPM\_CLK/PCI\_CLK = 8
  - PCIDF = 9 > CPM\_CLK/PCI\_CLK = 5
  - PCIDF = B > CPM\_CLK/PCI\_CLK = 6

## 7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

| Mode <sup>3</sup>      |      | Clock<br>Hz) | CPM<br>Multiplication |         | Clock<br>Hz) | CPU<br>Multiplication |       | Clock<br>Hz) | Bus<br>Division |      | Clock<br>Hz) |
|------------------------|------|--------------|-----------------------|---------|--------------|-----------------------|-------|--------------|-----------------|------|--------------|
| MODCK_H-<br>MODCK[1-3] | Low  | High         | Factor <sup>4</sup>   | Low     | High         | Factor <sup>5</sup>   | Low   | High         | Factor          | Low  | High         |
|                        |      |              | Defau                 | ilt Mod | es (MO       | DCK_H=0000)           |       |              |                 |      |              |
| 0000_000               | 60.0 | 66.7         | 2                     | 120.0   | 133.3        | 2.5                   | 150.0 | 166.7        | 2               | 60.0 | 66.7         |
| 0000_001               | 50.0 | 66.7         | 2                     | 100.0   | 133.3        | 3                     | 150.0 | 200.0        | 2               | 50.0 | 66.7         |
| 0000_010               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 3                     | 150.0 | 200.0        | 3               | 50.0 | 66.7         |
| 0000_011               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 4                     | 200.0 | 266.6        | 3               | 50.0 | 66.7         |
| 0000_100               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 3                     | 180.0 | 240.0        | 2.5             | 60.0 | 80.0         |
| 0000_101               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 3.5                   | 210.0 | 280.0        | 2.5             | 60.0 | 80.0         |
| 0000_110               | 50.0 | 66.7         | 4                     | 200.0   | 266.6        | 3.5                   | 233.3 | 311.1        | 3               | 66.7 | 88.9         |
| 0000_111               | 50.0 | 66.7         | 4                     | 200.0   | 266.6        | 3                     | 240.0 | 320.0        | 2.5             | 80.0 | 106.7        |
|                        |      |              | F                     | ull Con | figurat      | ion Modes             |       |              |                 |      |              |
| 0001_001               | 60.0 | 66.7         | 2                     | 120.0   | 133.3        | 5                     | 150.0 | 166.7        | 4               | 30.0 | 33.3         |
| 0001_010               | 50.0 | 66.7         | 2                     | 100.0   | 133.3        | 6                     | 150.0 | 200.0        | 4               | 25.0 | 33.3         |
| 0001_011               | 50.0 | 66.7         | 2                     | 100.0   | 133.3        | 7                     | 175.0 | 233.3        | 4               | 25.0 | 33.3         |
| 0001_100               | 50.0 | 66.7         | 2                     | 100.0   | 133.3        | 8                     | 200.0 | 266.6        | 4               | 25.0 | 33.3         |
|                        |      |              |                       |         |              |                       |       |              |                 |      |              |
| 0010_001               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 3                     | 180.0 | 240.0        | 2.5             | 60.0 | 80.0         |
| 0010_010               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 3.5                   | 210.0 | 280.0        | 2.5             | 60.0 | 80.0         |
| 0010_011               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 4                     | 240.0 | 320.0        | 2.5             | 60.0 | 80.0         |
| 0010_100               | 50.0 | 66.7         | 3                     | 150.0   | 200.0        | 4.5                   | 270.0 | 360.0        | 2.5             | 60.0 | 80.0         |
|                        |      |              |                       |         |              |                       |       |              |                 |      |              |

Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup>



| 5 5                |  |  |   |  |   |   |  |  |   |   |
|--------------------|--|--|---|--|---|---|--|--|---|---|
| PCI Clock<br>(MHz) |  | CPM<br>Multiplication  | CPM Clock<br>(MHz)  |  | CPU<br>Multiplication   | CPU Clock<br>(MHz)  |  | Bus<br>Division  |   | Clock<br>Hz)  |
| Low                | High   | Factor <sup>4</sup>  | Low   | High   | Factor <sup>5</sup>   | Low   | High   | Factor   | Low   | High  |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 4   | 400.0   | 533.3  | 3  | 100.0   | 133.3   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 4.5   | 450.0   | 599.9  | 3  | 100.0   | 133.3   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 5   | 500.0   | 666.6  | 3  | 100.0   | 133.3   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 5.5   | 550.0   | 733.3  | 3  | 100.0   | 133.3   |
|                    |  |  |   |  |   |   |  |  |   |   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 3.5   | 420.0   | 559.9  | 2.5  | 120.0   | 160.0   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 4   | 480.0   | 639.9  | 2.5  | 120.0   | 160.0   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 4.5   | 540.0   | 719.9  | 2.5  | 120.0   | 160.0   |
| 50.0               | 66.7   | 6  | 300.0   | 400.0  | 5   | 600.0   | 799.9  | 2.5  | 120.0   | 160.0   |
|                    |  |  |   |  |   |   |  |  |   |   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 2.5   | 312.5   | 416.6  | 2  | 125.0   | 166.7   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 3   | 375.0   | 500.0  | 2  | 125.0   | 166.7   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 3.5   | 437.5   | 583.3  | 2  | 125.0   | 166.7   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 4   | 500.0   | 666.6  | 2  | 125.0   | 166.7   |
|                    |  |  |   |  |   |   |  |  |   | •   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 4   | 333.3   | 444.4  | 3  | 83.3  | 111.1   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 4.5   | 375.0   | 500.0  | 3  | 83.3  | 111.1   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 5   | 416.7   | 555.5  | 3  | 83.3  | 111.1   |
| 50.0               | 66.7   | 5  | 250.0   | 333.3  | 5.5   | 458.3   | 611.1  | 3  | 83.3  | 111.1   |
|                    |  | •  |   |  |   |   |  | •  |   |   |
|                    |  |  |   |  | Reserved  |   |  |  |   |   |
|                    |  |  |   |  | Reserved  |   |  |  |   |   |
|                    |  |  |   |  | Reserved  |   |  |  |   |   |
|                    | (MI<br>50.0<br>50.0<br>50.0<br>50.0<br>50.0<br>50.0<br>50.0<br>50. | (MH2)LowHigh50.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.750.066.7 | (MHz)         CPM<br>Multiplication<br>Factor <sup>4</sup> 50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         6           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5           50.0         66.7         5 <td>(MHz)         CPM<br/>Multiplication<sup>4</sup>         (M           Low         High         Low         Low           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7</td> <td>(MHz)         CPM<br/>Multiplication<sup>4</sup>         (MHz)           Low         High         Low         High           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         7         300.0         400.0           50.0         66.7         5         250.0         333.3           50.0         66.7         5         250.0         333.3           50.0         66.7         5         250.0         333.3           50.0</td> <td>(MHz)CPM<br/>Multiplication<br/>Factor4(MHz)CPU<br/>Multiplication<br/>Factor550.066.766.0300.0400.0450.066.766.0300.0400.04.550.066.766.0300.0400.05.550.066.766.0300.0400.05.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.0333.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.5<t< td=""><td>(MH)CPM<br/>Multiplication<br/>Factor4(MH)CPU<br/>Multiplication<br/>Factor5(MH)50.066.76300.0400.0400.050.066.76300.0400.040.050.066.76300.0400.050.050.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.05.550.066.766.7300.0400.03.550.066.766.7300.0400.0480.050.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.05.550.066.77.6300.0400.04.550.066.75.5250.033.33.550.066.75.5250.033.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.5&lt;</td><td>(MHz)CPM<br/>Multiplication<br/>FactorA(MHz)CPU<br/>Multiplication<br/>FactorS((MHz)LowHighLowHighLowHighLowHigh50.066.76300.0400.04.5.0500.050.050.066.76300.0400.05.5.0500.066.650.066.76300.0400.05.5.0550.073.350.066.76300.0400.05.5.0550.073.350.066.76300.0400.03.5.5420.0559.950.066.76300.0400.04.5.5540.079.950.066.76300.0400.04.5.5540.079.950.066.776300.0400.04.5.5500.079.950.066.776300.0400.04.5.5500.079.950.066.775250.033.33.15.5416.7540.050.066.75250.033.33.5.5437.553.350.066.75250.033.33.4.5313.544.450.066.75250.033.34.5.550.050.050.066.75250.033.34.5.550.050.050.066.75250.033.34.5.550.050.050.066.75250.0<td< td=""><td>(MHz)CPM<br/>Multiplication<br/>Factor4(MHz)CPU<br/>Multiplication<br/>Factor5(MHz)Bus<br/>Division<br/>Factor5Bus<br/>Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0&lt;</td><td>(MH2)CPM<br/>Multiplication<br/>Factor4(M(M+z)Bus<br/>Multiplication<br/>Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0<!--</td--></td></td<></td></t<></td> | (MHz)         CPM<br>Multiplication <sup>4</sup> (M           Low         High         Low         Low           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         6         300.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7         5         250.0           50.0         66.7 | (MHz)         CPM<br>Multiplication <sup>4</sup> (MHz)           Low         High         Low         High           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         6         300.0         400.0           50.0         66.7         7         300.0         400.0           50.0         66.7         5         250.0         333.3           50.0         66.7         5         250.0         333.3           50.0         66.7         5         250.0         333.3           50.0 | (MHz)CPM<br>Multiplication<br>Factor4(MHz)CPU<br>Multiplication<br>Factor550.066.766.0300.0400.0450.066.766.0300.0400.04.550.066.766.0300.0400.05.550.066.766.0300.0400.05.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.0333.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.5 <t< td=""><td>(MH)CPM<br/>Multiplication<br/>Factor4(MH)CPU<br/>Multiplication<br/>Factor5(MH)50.066.76300.0400.0400.050.066.76300.0400.040.050.066.76300.0400.050.050.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.05.550.066.766.7300.0400.03.550.066.766.7300.0400.0480.050.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.05.550.066.77.6300.0400.04.550.066.75.5250.033.33.550.066.75.5250.033.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.5&lt;</td><td>(MHz)CPM<br/>Multiplication<br/>FactorA(MHz)CPU<br/>Multiplication<br/>FactorS((MHz)LowHighLowHighLowHighLowHigh50.066.76300.0400.04.5.0500.050.050.066.76300.0400.05.5.0500.066.650.066.76300.0400.05.5.0550.073.350.066.76300.0400.05.5.0550.073.350.066.76300.0400.03.5.5420.0559.950.066.76300.0400.04.5.5540.079.950.066.76300.0400.04.5.5540.079.950.066.776300.0400.04.5.5500.079.950.066.776300.0400.04.5.5500.079.950.066.775250.033.33.15.5416.7540.050.066.75250.033.33.5.5437.553.350.066.75250.033.33.4.5313.544.450.066.75250.033.34.5.550.050.050.066.75250.033.34.5.550.050.050.066.75250.033.34.5.550.050.050.066.75250.0<td< td=""><td>(MHz)CPM<br/>Multiplication<br/>Factor4(MHz)CPU<br/>Multiplication<br/>Factor5(MHz)Bus<br/>Division<br/>Factor5Bus<br/>Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0&lt;</td><td>(MH2)CPM<br/>Multiplication<br/>Factor4(M(M+z)Bus<br/>Multiplication<br/>Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0<!--</td--></td></td<></td></t<> | (MH)CPM<br>Multiplication<br>Factor4(MH)CPU<br>Multiplication<br>Factor5(MH)50.066.76300.0400.0400.050.066.76300.0400.040.050.066.76300.0400.050.050.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.05.550.066.766.7300.0400.03.550.066.766.7300.0400.0480.050.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.05.550.066.77.6300.0400.04.550.066.75.5250.033.33.550.066.75.5250.033.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.5< | (MHz)CPM<br>Multiplication<br>FactorA(MHz)CPU<br>Multiplication<br>FactorS((MHz)LowHighLowHighLowHighLowHigh50.066.76300.0400.04.5.0500.050.050.066.76300.0400.05.5.0500.066.650.066.76300.0400.05.5.0550.073.350.066.76300.0400.05.5.0550.073.350.066.76300.0400.03.5.5420.0559.950.066.76300.0400.04.5.5540.079.950.066.76300.0400.04.5.5540.079.950.066.776300.0400.04.5.5500.079.950.066.776300.0400.04.5.5500.079.950.066.775250.033.33.15.5416.7540.050.066.75250.033.33.5.5437.553.350.066.75250.033.33.4.5313.544.450.066.75250.033.34.5.550.050.050.066.75250.033.34.5.550.050.050.066.75250.033.34.5.550.050.050.066.75250.0 <td< td=""><td>(MHz)CPM<br/>Multiplication<br/>Factor4(MHz)CPU<br/>Multiplication<br/>Factor5(MHz)Bus<br/>Division<br/>Factor5Bus<br/>Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0&lt;</td><td>(MH2)CPM<br/>Multiplication<br/>Factor4(M(M+z)Bus<br/>Multiplication<br/>Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0<!--</td--></td></td<> | (MHz)CPM<br>Multiplication<br>Factor4(MHz)CPU<br>Multiplication<br>Factor5(MHz)Bus<br>Division<br>Factor5Bus<br>Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0< | (MH2)CPM<br>Multiplication<br>Factor4(M(M+z)Bus<br>Multiplication<br>Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0 </td |

### Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)

<sup>1</sup> The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. See Table 20 for lower range configurations.

- <sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.
- <sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>5</sup> CPU multiplication factor = Core PLL multiplication factor



| Table 20. Clock Config | urations for PCI Agent | Mode (PCI MODCK=1 | ) <sup>1,2</sup> (continued) |
|------------------------|------------------------|-------------------|------------------------------|
|                        |                        |                   |                              |

| Mode <sup>3</sup>      | PCI (<br>(MI |          | CPM<br>Multiplication | CPM Clock<br>(MHz) |       | CPU<br>Multiplication |       | Clock<br>Hz) | Bus<br>Division |      | Clock<br>Hz) |
|------------------------|--------------|----------|-----------------------|--------------------|-------|-----------------------|-------|--------------|-----------------|------|--------------|
| MODCK_H-<br>MODCK[1-3] | Low          | High     | Factor <sup>4</sup>   | Low                | High  | Factor <sup>5</sup>   | Low   | High         | Factor          | Low  | High         |
| 0100_100               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 4.5                   | 225.0 | 450.0        | 3               | 50.0 | 100.0        |
|                        |              |          |                       |                    |       |                       |       |              |                 |      |              |
| 0101_000               | 30.0         | 50.0     | 5                     | 150.0              | 250.0 | 2.5                   | 150.0 | 250.0        | 2.5             | 60.0 | 100.0        |
| 0101_001               | 25.0         | 50.0     | 5                     | 125.0              | 250.0 | 3                     | 150.0 | 300.0        | 2.5             | 50.0 | 100.0        |
| 0101_010               | 25.0         | 50.0     | 5                     | 125.0              | 250.0 | 3.5                   | 175.0 | 350.0        | 2.5             | 50.0 | 100.0        |
| 0101_011               | 25.0         | 50.0     | 5                     | 125.0              | 250.0 | 4                     | 200.0 | 400.0        | 2.5             | 50.0 | 100.0        |
| 0101_100               | 25.0         | 50.0     | 5                     | 125.0              | 250.0 | 4.5                   | 225.0 | 450.0        | 2.5             | 50.0 | 100.0        |
| 0101_101               | 25.0         | 50.0     | 5                     | 125.0              | 250.0 | 5                     | 250.0 | 500.0        | 2.5             | 50.0 | 100.0        |
| 0101_110               | 25.0         | 50.0     | 5                     | 125.0              | 250.0 | 5.5                   | 275.0 | 550.0        | 2.5             | 50.0 | 100.0        |
|                        |              |          |                       |                    |       |                       |       |              |                 |      |              |
| 0110_000               |              |          |                       |                    |       | Reserved              |       |              |                 |      |              |
| 0110_001               | 25.0         | 50.0     | 8                     | 200.0              | 400.0 | 3                     | 200.0 | 400.0        | 3               | 66.7 | 133.3        |
| 0110_010               | 25.0         | 50.0     | 8                     | 200.0              | 400.0 | 3.5                   | 233.3 | 466.7        | 3               | 66.7 | 133.3        |
| 0110_011               | 25.0         | 50.0     | 8                     | 200.0              | 400.0 | 4                     | 266.7 | 533.3        | 3               | 66.7 | 133.3        |
| 0110_100               | 25.0         | 50.0     | 8                     | 200.0              | 400.0 | 4.5                   | 300.0 | 600.0        | 3               | 66.7 | 133.3        |
|                        |              |          |                       |                    |       |                       |       |              |                 |      |              |
| 0111_000               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 2                     | 150.0 | 300.0        | 2               | 75.0 | 150.0        |
| 0111_001               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 2.5                   | 187.5 | 375.0        | 2               | 75.0 | 150.0        |
| 0111_010               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 3                     | 225.0 | 450.0        | 2               | 75.0 | 150.0        |
| 0111_011               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 3.5                   | 262.5 | 525.0        | 2               | 75.0 | 150.0        |
|                        |              |          |                       |                    |       |                       |       |              |                 |      |              |
| 1000_000               |              |          |                       |                    |       | Reserved              |       |              |                 |      |              |
| 1000_001               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 2.5                   | 150.0 | 300.0        | 2.5             | 60.0 | 120.0        |
| 1000_010               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 3                     | 180.0 | 360.0        | 2.5             | 60.0 | 120.0        |
| 1000_011               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 3.5                   | 210.0 | 420.0        | 2.5             | 60.0 | 120.0        |
| 1000_100               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 4                     | 240.0 | 480.0        | 2.5             | 60.0 | 120.0        |
| 1000_101               | 25.0         | 50.0     | 6                     | 150.0              | 300.0 | 4.5                   | 270.0 | 540.0        | 2.5             | 60.0 | 120.0        |
|                        |              |          | -                     |                    |       | •                     |       |              |                 |      |              |
| 1001_000               |              |          |                       |                    |       | Reserved              |       |              |                 |      |              |
| 1001_001               |              | Reserved |                       |                    |       |                       |       |              |                 |      |              |



Pinout

|  | Table 21. Pinout (continued) |      |  |  |  |
|--|------------------------------|------|--|--|--|
| Pin I                                  | Name                         |      |  |  |  |
| MPC8272/MPC8248 and<br>MPC8271/MPC8247 | MPC8272/MPC8271 Only         | Ball |  |  |  |
| D                                      | 46                           | H4   |  |  |  |
| D                                      | 47                           | F2   |  |  |  |
| D                                      | 48                           | AB1  |  |  |  |
| D                                      | U4                           |      |  |  |  |
| D                                      | 50                           | U1   |  |  |  |
| D                                      | 51                           | R3   |  |  |  |
| D                                      | 52                           | N3   |  |  |  |
| D                                      | 53                           | K2   |  |  |  |
| D                                      | 54                           | H5   |  |  |  |
| D                                      | 55                           | F4   |  |  |  |
| D                                      | D56                          |      |  |  |  |
| D                                      | U5                           |      |  |  |  |
| D                                      | D58                          |      |  |  |  |
| D                                      | 59                           | P5   |  |  |  |
| D                                      | 60                           | М3   |  |  |  |
| D                                      | 61                           | K4   |  |  |  |
| D                                      | 62                           | H3   |  |  |  |
| D                                      | 63                           | E1   |  |  |  |
| IRQ3/CKSTP_                            | OUT/EXT_BR3                  | B16  |  |  |  |
| IRQ4/CORE_SF                           | RESET/EXT_BG3                | C15  |  |  |  |
| IRQ5/TBEN/EX                           | KT_DBG3/CINT                 | Y4   |  |  |  |
| PSI                                    | DVAL                         | C19  |  |  |  |
| ī                                      | Ā                            | AA4  |  |  |  |
| TI                                     | EA                           | AB6  |  |  |  |
| GBL                                    | GBL/IRQ1                     |      |  |  |  |
| CI/BADD                                | CI/BADDR29/IRQ2              |      |  |  |  |
| WT/BADD                                | WT/BADDR30/IRQ3              |      |  |  |  |
| BADDR31                                | /IRQ5/CINT                   | E17  |  |  |  |
| CPU_BR                                 | /INT_OUT                     | B20  |  |  |  |
| C                                      | <u>S0</u>                    | AE6  |  |  |  |
| -                                      | <u></u>                      |      |  |  |  |

#### Table 21. Pinout (continued)

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3

CS1

AD7



Pinout

### Table 21. Pinout (continued)

| Pin Nar                                | ne                   |                   |  |
|--|----------------------|-------------------|--|
| MPC8272/MPC8248 and<br>MPC8271/MPC8247 | MPC8272/MPC8271 Only | Ball              |  |
| PC17/CLK15/BR0                         | GO8/DONE2            | T26 <sup>3</sup>  |  |
| PC18/CLK14/                            | TGATE2               | R26 <sup>3</sup>  |  |
| PC19/CLK13/BRG                         | GO7/TGATE1           | P24 <sup>3</sup>  |  |
| PC20/CLK12/                            | USBOE                | L26 <sup>3</sup>  |  |
| PC21/CLK11/BRC                         | GO6/CP_INT           | L24 <sup>3</sup>  |  |
| PC22/CLK10/DONE3                       | FCC1_UT_TXPRTY       | L23 <sup>3</sup>  |  |
| PC23/CLK9/BRGO                         | 5/DACK3/CD1          | K24 <sup>3</sup>  |  |
| PC24/CLK8/TIN3/TOUT                    | K23 <sup>3</sup>     |                   |  |
| PC25/CLK7/BRGO4/                       | DACK2/SPISEL         | F26 <sup>3</sup>  |  |
| PC26/CLK6/TOU                          | JT3/TMCLK            | H23 <sup>3</sup>  |  |
| PC27/CLK5/BRGO3/TOUT1                  | FCC1_UT_RXPRTY       | K22 <sup>3</sup>  |  |
| PC28/CLK4/TIN1/T                       | OUT2/SPICLK          | D25 <sup>3</sup>  |  |
| PC29/CLK3/TIN2/E                       | BRGO2/CTS1           | F24 <sup>3</sup>  |  |
| PD7/SMSYN2                             | FCC1_UT_TXADDR3      | AB21 <sup>3</sup> |  |
| PD14/I2C                               | SCL                  | AC26 <sup>3</sup> |  |
| PD15/I2C                               | SDA                  | Y23 <sup>3</sup>  |  |
| PD16/SPIMISO                           | FCC1_UT_TXPRTY       | AA25 <sup>3</sup> |  |
| PD17/BRGO2/SPIMOSI                     | FCC1_UT_RXPRTY       | Y26 <sup>3</sup>  |  |
| PD18/SPICLK                            | FCC1_UT_RXADDR4      | W25 <sup>3</sup>  |  |
| PD19/SPISEL/BRGO1                      | FCC1_UT_TXADDR4      | V25 <sup>3</sup>  |  |
| PD20/RTS4/L1                           | RSYNCA2              | R24 <sup>3</sup>  |  |
| PD21/TXD4/L1                           | IRXD0A2              | P23 <sup>3</sup>  |  |
| PD22/RXD4/L                            | 1TXD0A2              | N25 <sup>3</sup>  |  |
| PD23/RTS3/U                            | JSB_TP               | K26 <sup>3</sup>  |  |
| PD24/TXD3/U                            | JSB_TN               | K25 <sup>3</sup>  |  |
| PD25/RXD3/U                            | SB_RXD               | J25 <sup>3</sup>  |  |
| PD29/RTS1                              | FCC1_UT_RXADDR3      | C26 <sup>3</sup>  |  |
| PD30/TX                                | (D1                  | E24 <sup>3</sup>  |  |
| PD31/R>                                | KD1                  | B25 <sup>3</sup>  |  |
| VCCSY                                  | Ń                    | C18               |  |
| VCCSY                                  | N1                   | K6                |  |



**Package Description** 

# 9 Package Description

This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 13. Side View of the PBGA Package Remove

## 9.1 Package Parameters

This table provides package parameters.

Table 22. Package Parameters

| Code   | Туре | Outline<br>(mm) | Interconnects | Pitch<br>(mm) | Nominal Unmounted<br>Height (mm) |
|--------|------|-----------------|---------------|---------------|----------------------------------|
| VR, ZQ | PBGA | 27 x 27         | 516           | 1             | 2.25                             |

## NOTE: Temperature Reflow for the VR Package

In the VR package, sphere composition is lead-free (see Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Consult "Freescale PowerQUICC II Pb-Free Packaging Information" (MPC8250PBFREEPKG) available on www.freescale.com.



**Document Revision History** 

| Revision        | Date            | Substantive Changes  |
|-----------------|-----------------|--|
| Revision<br>0.2 | Date<br>12/2003 | <ul> <li>Table 1: New</li> <li>Table 2: New</li> <li>Table 4: Modification of VDD and VCCSYN to 1.45–1.60 V</li> <li>Table 8: Addition of note 2 regarding TRST and PORESET (see V<sub>IH</sub> row of Table 8)</li> <li>Table 8 and Table 21: Addition of muxed signals<br/>CPCL_HS_ES to PCL_REQT (AF14)</li> <li>CPCL_HS_LED to PCL_GNT1 (AE13)</li> <li>CPCL_HS_ENUM to PCL_GNT2 (AF21)</li> <li>Table 8 and Table 21: Modification of PCI signal names for consistency with PCI signal names<br/>on other PowerQUICC II devices:</li> <li>PCL_CFG0 (PCI_HOST_EN) (AC21)</li> <li>PCL_CFG1 (PCI_ARB_EN) (AE22)</li> <li>PCL_CFG2 (DLL_ENABLE) (AE23)</li> <li>PCL_PAR (AF12)</li> <li>PCL_FRAME (AD15)</li> <li>PCI_TRD7 (AF16)</li> <li>PCI_TRD7 (AF16)</li> <li>PCI_TRD7 (AF15)</li> <li>DEVSEL (AE14)</li> <li>PCL_DSEL (AC17)</li> <li>PCI_RER (AD13)</li> <li>PCI_RER (AD13)</li> <li>PCI_REQO-2 (AAE20, AF14, AB14)</li> <li>PCI_CO-3 (AE12, AF13, AC15, AE18)</li> <li>PCL_AD0-31</li> <li>Table 8 and Table 21: Corrected assertion level (added "-") PCI_HOST_EN (AC21) and<br/>PCI_ARB_EN (AE22)</li> <li>Table 7: Addition of H<sub>8UT</sub> and note 4</li> <li>Section 7, "Clock Configuration Modes": Modification to first paragraph. Note that<br/>PCI_MODCK is a bit in the Hard Reset Configuration Word. It is not an input signal as it is in<br/>the MPCR260 Family and MC260 Family.</li> <li>Addition of note 2 to TRST (E21) and PORESET (C24)</li> <li>Table 21: Addition of note 2 to TRST (E21) and PORESET (C24)</li> </ul> |
|                 |                 | <ul> <li>Table 21: Removal of Spare0 (AD24). This pin is now a "No connect." Note 5 unchanged.</li> <li>Table 21: Addition of PCI_MODE (AD22). This pin was previously listed as "Ground." Addition of note 1.</li> </ul>  |
| 0.1             | 9/2003          | <ul> <li>Addition of the MPC8271 and the MPC8247 (these devices do not have a security engine)</li> <li>Table 8: Addition of note 2 to V<sub>IH</sub></li> <li>Table 8: Changed I<sub>OL</sub> for 60x signals to 6.0 mA</li> <li>Modification of note 1 for Table 17, Table 18, Table 19, and Table 20</li> <li>Table 21: Addition of ball AD9 to GND. In rev 0 of this document, AD8 was listed as assigned to both CS5 and GND. AD8 is only assigned to CS5.</li> <li>Table 21: Addition of note 4 to Thermal0 (D19) and Thermal1(J3)</li> <li>Addition of ZQ package code to Figure 15</li> </ul>  |
| 0               | 5/2003          | NDA release  |

## Table 23. Document Revision History (continued)