



Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8271vrmiba

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

## 1 Overview

This table shows the functionality supported by each SoC in the MPC8272 family.

Table 1. MPC8272 PowerQUICC II Family Functionality

	SoCs									
Functionality		MPC8272	MPC8248	MPC8271	MPC8247					
	Package <sup>1</sup>		516 F	PBGA						
Serial communications controllers (SCC	s)	3	3	3	3					
QUICC multi-channel controller (QMC)		Yes	Yes	Yes	Yes					
Fast communication controllers (FCCs)		2	2	2	2					
I-Cache (Kbyte)		16	16	16	16					
D-Cache (Kbyte)		16	16	16	16					
Ethernet (10/100)		2	2	2	2					
UTOPIA II Ports		1	0	1	0					
Multi-channel controllers (MCCs)		0	0	0	0					
PCI bridge		Yes	Yes	Yes	Yes					
Transmission convergence (TC) layer		_	_	_	_					
Inverse multiplexing for ATM (IMA)		_	_	_	_					
Universal serial bus (USB) 2.0 full/low ra	ate	1	1	1	1					
Security engine (SEC)		Yes	Yes	_	_					

<sup>1</sup> See Table 2.

Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in . For package ordering information, see Section 10, "Ordering Information."

Table 2. MPC8272 PowerQUICC II Device Packages

Code (Package)	VR (516 PBGA—Lead free)	ZQ (516 PBGA—Lead spheres)
	MPC8272VR	MPC8272ZQ
Device	MPC8248VR	MPC8248ZQ
Device	MPC8271VR	MPC8271ZQ
	MPC8247VR	MPC8247ZQ



#### Overview

- One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
- Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
  - Ethernet/IEEE 802.3 CDMA/CS
  - HDLC/SDLC and HDLC bus
  - Universal asynchronous receiver transmitter (UART)
  - Synchronous UART
  - Binary synchronous (BiSync) communications
  - Transparent
  - QUICC multichannel controller (QMC) up to 64 channels
    - Independent transmit and receive routing, frame synchronization.
    - Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways
    - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
    - Subchanneling on each time slot.
    - Independent transmit and receive routing, frame synchronization and clocking
    - Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter
    - Supports H1,H11, and H12 channels
    - Allows dynamic allocation of channels
  - SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
  - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
  - Transparent
  - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I<sup>2</sup>C controller (identical to the MPC860 I<sup>2</sup>C controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
  - Supports one groups of two TDM channels
  - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers



- PCI bridge
  - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI host bridge or peripheral capabilities
  - Includes four DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
  - Supports the I<sub>2</sub>O standard
  - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  - Support for 66 MHz, 3.3 V specification
  - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

#### **Operating Conditions** 2

This table shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings<sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 - 2.25	٧
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 - 2.25	٧
I/O supply voltage <sup>3</sup>	VDDH	-0.3 - 4.0	٧
Input voltage <sup>4</sup>	VIN	GND(-0.3) - 3.6	٧
Junction temperature	Тј	120	°C
Storage temperature range	T <sub>STG</sub>	(-55) - (+150)	°C

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3 Freescale Semiconductor

<sup>&</sup>lt;sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.

<sup>&</sup>lt;sup>3</sup> Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

<sup>&</sup>lt;sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



#### **Operating Conditions**

This table lists recommended operational voltage conditions.

Table 4. Recommended Operating Conditions<sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage	VDD	1.425 – 575	V
PLL supply voltage	VCCSYN	1.425 – 575	V
I/O supply voltage	VDDH	3.135 – 3.465	V
Input voltage	VIN	GND (-0.3) - 3.465	V
Junction temperature (maximum)	Tj	105 <sup>2</sup>	°C
Ambient temperature	T <sub>A</sub>	0-70 <sup>2</sup>	°C

Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V<sub>CC</sub>).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

<sup>&</sup>lt;sup>2</sup> Note that for extended temperature parts the range is  $(-40)_{T_A}$  –  $105_{T_j}$ .



## **DC Electrical Characteristics**

<sup>5</sup> MPC8272 and MPC8271 only.

### Table 6.

Characteristic	Symbol	Min	Max	Unit
Input high voltage—all inputs except TCK, TRST and PORESET <sup>1</sup>	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	GND	0.8	V
CLKIN input high voltage	V <sub>IHC</sub>	2.4	3.465	V
CLKIN input low voltage	V <sub>ILC</sub>	GND	0.4	V
Input leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	I <sub>IN</sub>		10	μA
Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	l <sub>oz</sub>	_	10	μA
Signal low input current, $V_{IL} = 0.8 \text{ V}^3$	IL		1	μA
Signal high input current, V <sub>IH</sub> = 2.0 V	I <sub>H</sub>		1	μA
Output high voltage, I <sub>OH</sub> = -2 mA except UTOPIA mode, and open drain pins  In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OH</sub> = -8.0mA	V <sub>OH</sub>	2.4	_	V
In UTOPIA mode <sup>4</sup> (UTOPIA pins only): I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>	_	0.5	V
G	Vol		0.4	V



#### **AC Electrical Characteristics**

This figure shows the FCC external clock.





Figure 4. FCC External Clock Diagram

This figure shows the SCC/SMC/SPI/I<sup>2</sup>C external clock.



Note: There are four possible timing conditions for SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge.
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge (shown).
- 4. Input sampled on the falling edge and output driven on the rising edge.


**Note:** There are two possible timing conditions for SCC/SMC/I<sup>2</sup>C:

- 1. Input sampled on the falling edge and output driven on the falling edge (shown).
- 2. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I<sup>2</sup>C External Clock Diagram



This figure shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

This figure shows TDM input and output signals.



Note: There are four possible TDM timing conditions:


- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



#### **AC Electrical Characteristics**

This figure shows PIO and timer signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO and Timer Signal Diagram

## 6.2 SIU AC Characteristics

This table lists SIU input characteristics.

## **NOTE: CLKIN Jitter and Duty Cycle**

The CLKIN input to the SoC should not exceed +/- 150 psec of jitter (peak-to-peak). This represents total input jitter—the combination of short term (peak-to-peak) and long term (cumulative). The duty cycle of CLKIN should not exceed the ratio of 40:60.

## **NOTE: Spread Spectrum Clocking**

Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 60 KHz modulation rate regardless of input frequency.

### **NOTE: PCI AC Timing**

The SoC meets the timing requirements of *PCI Specification Revision 2.2*. See Section 7, "Clock Configuration Modes," and "Note: Tval (Output Hold)" to determine if a specific clock configuration is compliant.



### **Clock Configuration Modes**

Table 17. Clock Configurations for PCI Host Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)

Mode <sup>3</sup>	Bus (	Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
1000_010	66.7	88.9	3	200.0	266.6	3.5	233.3	311.1	4	50.0	66.7
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	76.2	3.5	200.0	266.6	3.5	200.0	266.6	4	50.0	66.7
1001_011	57.1	76.2	3.5	200.0	266.6	4	228.6	304.7	4	50.0	66.7
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7
	I				I	T	I	I			
1001_101	85.7	114.3	3.5		400.0	5		571.4	6	50.0	66.7
1001_110	85.7	114.3	3.5	300.0	400.0	5.5		628.5	6	50.0	66.7
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3	685.6	6	50.0	66.7
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7
1010 101	100.0	133.3		000.0	000.0	0.5	050.0	000.0	4	50.0	66.7
1010_101			2		266.6	2.5		333.3	4	50.0	66.7
1010_110	100.0		2	200.0	266.6	3 5		400.0	4	50.0	66.7 66.7
1010_111	100.0     133.3     2     200.0     266.6     3.5     350.0     466.6     4     50.0     66.7							00.7			
1011_000		Reserved									
1011_001	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7
1011_010	80.0	106.7	2.5	200.0	266.6	3	240.0	320.0	4	50.0	66.7
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	280.0	373.3	4	50.0	66.7



Table 18. Clock Configurations for PCI Host Mode (PCI\_MODCK=1)<sup>1,2</sup> (continued)

Mode <sup>3</sup>	Bus (	Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor <sup>6</sup>	Low	High
0100_001	25.0	50.0	6	150.0	300.0	6	150.0	300.0	6	25.0	50.0
0100_010	25.0	50.0	6	150.0	300.0	7	175.0	350.0	6	25.0	50.0
0100_011	25.0	50.0	6	150.0	300.0	8	200.0	400.0	6	25.0	50.0
0101_000	60.0	100.0	2	120.0	200.0	2.5	150.0	250.0	4	30.0	50.0
0101_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0
0101_010	50.0	100.0	2	100.0	200.0	3.5	175.0	350.0	4	25.0	50.0
0101_011	50.0	100.0	2	100.0	200.0	4	200.0	400.0	4	25.0	50.0
0101_100	50.0	100.0	2	100.0	200.0	4.5	225.0	450.0	4	25.0	50.0
	·	·		·		1	·				·
0101_101	42.9	83.3	3	128.6	250.0	3.5	150.0	291.7	5	25.7	50.0
0101_110	41.7	83.3	3	125.0	250.0	4	166.7	333.3	5	25.0	50.0
0101_111	41.7	83.3	3	125.0	250.0	4.5	187.5	375.0	5	25.0	50.0
					•			•			
0110_000	60.0	120.0	2.5	150.0	300.0	2.5	150.0	300.0	6	25.0	50.0
0110_001	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0
0110_010	60.0	120.0	2.5	150.0	300.0	3.5	210.0	420.0	6	25.0	50.0
0110_011	60.0	120.0	2.5	150.0	300.0	4	240.0	480.0	6	25.0	50.0
0110_100	60.0	120.0	2.5	150.0	300.0	4.5	270.0	540.0	6	25.0	50.0
0110_101	60.0	120.0	2.5	150.0	300.0	5	300.0	600.0	6	25.0	50.0
0110_110	60.0	120.0	2.5	150.0	300.0	6	360.0	720.0	6	25.0	50.0
	·							·			
0111_000						Reserved					
0111_001	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0
0111_010	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0
0111_011	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0
0111_100	50.0	100.0	3	150.0	300.0	4.5	225.0	450.0	6	25.0	50.0
					1	1		1		1	
1000_000						Reserved					
1000_001	66.7	133.3	3	200.0	400.0	3	200.0	400.0	8	25.0	50.0



#### **Clock Configuration Modes**

<sup>6</sup> CPM\_CLK/PCI\_CLK ratio. When PCI\_MODCK = 1, the ratio of CPM\_CLK/PCI\_CLK should be calculated from PCIDF as follows:

PCIDF = 3 > CPM\_CLK/PCI\_CLK = 4

PCIDF = 5 > CPM\_CLK/PCI\_CLK = 6

PCIDF = 7 > CPM\_CLK/PCI\_CLK = 8

PCIDF = 9 > CPM\_CLK/PCI\_CLK = 5

PCIDF = B > CPM\_CLK/PCI\_CLK = 6

## 7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup>

Mode <sup>3</sup>	PCI (	Clock Hz)	CPM Multiplication	CPM Clock (MHz)		CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
			Defau	ılt Mod	es (MO	DCK_H=0000)					
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
			F	ull Con	figurat	ion Modes					
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3



Table 19. Clock Configurations for PCI Agent Mode (PCI\_MODCK=0)<sup>1,2</sup> (continued)

Mode <sup>3</sup>	PCI (	Clock Hz)	CPM Multiplication	_	Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor <sup>4</sup>	Low	High	Factor <sup>5</sup>	Low	High	Factor	Low	High
1100_101	50.0	66.7	6	300.0	400.0	4	400.0	533.3	3	100.0	133.3
1100_110	50.0	66.7	6	300.0	400.0	4.5	450.0	599.9	3	100.0	133.3
1100_111	50.0	66.7	6	300.0	400.0	5	500.0	666.6	3	100.0	133.3
1101_000	50.0	66.7	6	300.0	400.0	5.5	550.0	733.3	3	100.0	133.3
1101_001	50.0	66.7	6	300.0	400.0	3.5	420.0	559.9	2.5	120.0	160.0
1101_010	50.0	66.7	6	300.0	400.0	4	480.0	639.9	2.5	120.0	160.0
1101_011	50.0	66.7	6	300.0	400.0	4.5	540.0	719.9	2.5	120.0	160.0
1101_100	50.0	66.7	6	300.0	400.0	5	600.0	799.9	2.5	120.0	160.0
1110_000	50.0	66.7	5	250.0	333.3	2.5	312.5	416.6	2	125.0	166.7
1110_001	50.0	66.7	5	250.0	333.3	3	375.0	500.0	2	125.0	166.7
1110_010	50.0	66.7	5	250.0	333.3	3.5	437.5	583.3	2	125.0	166.7
1110_011	50.0	66.7	5	250.0	333.3	4	500.0	666.6	2	125.0	166.7
1110_100	50.0	66.7	5	250.0	333.3	4	333.3	444.4	3	83.3	111.1
1110_101	50.0	66.7	5	250.0	333.3	4.5	375.0	500.0	3	83.3	111.1
1110_110	50.0	66.7	5	250.0	333.3	5	416.7	555.5	3	83.3	111.1
1110_111	50.0	66.7	5	250.0	333.3	5.5	458.3	611.1	3	83.3	111.1
1100_000	Reserved										
1100_001						Reserved					
1100_010						Reserved					

The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

<sup>&</sup>lt;sup>2</sup> PCI\_MODCK determines the PCI clock frequency range. See Table 20 for lower range configurations.

<sup>&</sup>lt;sup>3</sup> MODCK\_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

<sup>&</sup>lt;sup>4</sup> CPM multiplication factor = CPM clock/bus clock

<sup>&</sup>lt;sup>5</sup> CPU multiplication factor = Core PLL multiplication factor



Table 21. Pinout (continued)

Pin N							
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball					
T:	TS						
A	A3						
A	1	B5					
A	2	D8					
A	3	C6					
A	4	A4					
A	5	A6					
A	6	В6					
A	7	C7					
A	8	B7					
A	9	A7					
A1	0	D9					
A1	1	E11					
A1	2	C9					
A1	3	B9					
A1	4	D11					
A1	5	A9					
A1	6	B10					
A1	7	A10					
A1	8	B11					
A1	9	A11					
A2	20	D12					
A2	21	A12					
A2	22	D13					
A2	23	B13					
A2	24	C13					
A2	25	C14					
A2	26	B14					
A2	27	D14					
A2		E14					
A2		A14					



#### **Pinout**

Table 21. Pinout (continued)

Pin N	Pin Name					
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball				
A3	30	B15				
A3	31	A15				
тт	-o	В3				
тт	1	E8				
тт	-2	D7				
тт	-3	C4				
тт	<sup>-</sup> 4	E7				
TB	ST	E3				
TSI	Z0	E4				
TSI	Z1	E5				
TSI	Z2	C3				
TSI	Z3	D5				
ĀĀ	CK	D3				
ĀRT	RY	C2				
DBG/	IRQ7	F16				
DBB/I	IRQ3	D18				
D	0	AC1				
D	1	AA1				
D	2	V3				
D	3	R5				
D	4	P4				
D	5	M4				
D	6	J4				
D	7	G1				
D	8	W6				
D	D9					
D1	D10					
D1	11	N6				
D1	12	P3				
D1	13	M2				
D1	14	J5				

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3



Table 21. Pinout (continued)

Pin 1	Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
C	52	AF5	
C	53	AC8	
C	<del>\$4</del>	AF6	
C	<del>\$</del> 55	AD8	
CS6/BC	TL1/SMI	AC9	
CS7/TL	BISYNC	AB9	
BADDR	27/ <del>IRQ1</del>	AB8	
BADDR	28/IRQ2	AC7	
ALE/	ĪRQ4	AF4	
BC	TLO	AF3	
PWE0/PSDI	DQM0/PBS0	AD6	
PWE1/PSDI	PWE1/PSDDQM1/PBS1		
PWE2/PSDI	PWE2/PSDDQM2/PBS2		
PWE3/PSDI	DQM3/PBS3	AF2	
PWE4/PSDI	PWE4/PSDDQM4/PBS4		
PWE5/PSDI	PWE5/PSDDQM5/PBS5		
PWE6/PSDI	PWE6/PSDDQM6/PBS6		
PWE7/PSDI	PWE7/PSDDQM7/PBS7		
PSDA10	PSDA10/PGPL0		
PSDWE	PSDWE/PGPL1		
POE/PSDF	POE/PSDRAS/PGPL2		
PSDCAS	PSDCAS/PGPL3		
PGTA/PUPM	WAIT/PGPL4	AD2	
PSDAMU	PSDAMUX/PGPL5		
PCI_MODE <sup>1</sup>		AD22	
PCI_CFG0 ( <del>PCI_HOST_EN</del> )		AC21	
PCI_CFG1 (PCI_ARB_EN)		AE22	
PCI_CFG2 (DLL_ENABLE)		AE23	
PCI_	PCI_ PAR		
PCI_F	RAME	AD15	
PCI_	TRDY	AF16	



Table 21. Pinout (continued)

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PCI_	AD16	AE16
PCI_	AD17	AF17
PCI	AD18	AD16
PCI	AD19	AC16
PCI	AD20	AF18
PCI	AD21	AB16
PCI	AD22	AD17
PCI	AD23	AF19
PCI	AD24	AB17
PCI	AD25	AF20
PCI	AD26	AE19
PCI	AD27	AC18
PCI	PCI_AD28	
PCI	AD29	AD19
PCI	AD30	AD21
PCI_AD31		AC20
PCI_C	PCI_C0/BE0	
PCI_C	PCI_C1/BE1	
PCI_C	PCI_C2/BE2	
PCI_C3/BE3		AE18
ĪRQ0/NI	ĪRQ0/NMI_OUT	
TR	TRST <sup>2</sup>	
тск		B22
TMS		C23
TDI		B24
TDO		A22
TRIS		B23
PORESET <sup>2</sup> /PCI_RST		C24
HRESET		D22
SRE	SRESET	
RSTCONF		A24



Table 21. Pinout (continued)

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	Ball	
PA31/FCC1_MII_COL	FCC1_UT_TXENB	G22 <sup>3</sup>
PB18/FCC2_M	II_HDLC_RXD3	T25 <sup>3</sup>
PB19/FCC2_M	II_HDLC_RXD2	P22 <sup>3</sup>
PB20/FCC2_MII_H	HDLC_RMII_RXD1	L25 <sup>3</sup>
PB21/FCC2_MII_HDLC_RM	II_RXD0/FCC2_TRAN_RXD	J26 <sup>3</sup>
PB22/FCC2_MII_HDLC_TXD0/FCC2_TRAN_TXD/ FCC2_RMII_TXD0		U23 <sup>3</sup>
PB23/FCC2_MII_HDLC_	TXD1/FCC2_RMII_TXD1	U26 <sup>3</sup>
PB24/FCC2_MII_HDL	C_TXD2/L1RSYNCB2	M24 <sup>3</sup>
PB25/FCC2_MII_HDL	C_TXD3/L1TSYNCB2	M23 <sup>3</sup>
PB26/FCC2_MII	_CRS/L1RXDB2	H24 <sup>3</sup>
PB27/FCC2_MII	_COL/L1TXDB2	E25 <sup>3</sup>
PB28/FCC2_MII_RMII_F	RX_ER/ <del>FCC2_RTS</del> /TXD1	D26 <sup>3</sup>
PB29/FCC2_MII_RMII_TX_EN		K21 <sup>3</sup>
PB30/FCC2_MII_RX_DV/FCC2_RMII_CRS_DV		D24 <sup>3</sup>
PB31/FCC2_MII_TX_ER		E23 <sup>3</sup>
PC0/DREQ3/BRGO7/SMSYN1/L1CLKOA2		AF23 <sup>3</sup>
PC1/BRGO6/L1RQA2		AD23 <sup>3</sup>
PC4/SMRXD1/SI2_L1ST4/FCC2_CD		AB22 <sup>3</sup>
PC5/SMTXD1/SI2_L1ST3/ <del>FCC2_CTS</del>		AE24 <sup>3</sup>
PC6/FCC1_CD/SI2_L1ST2	FCC1_UT_RXADDR2	AF24 <sup>3</sup>
PC7/FCC1_CTS	FCC1_UT_TXADDR2	AE26 <sup>3</sup>
PC8/CD4/RTS1/SI2_L1ST2/CTS3		AC24 <sup>3</sup>
PC9/CTS4/L1TSYNCA2		AA23 <sup>3</sup>
PC10/CD3/USB_RN		AB25 <sup>3</sup>
PC11/CTS3/USB_RP/L1TXD3A2		V22 <sup>3</sup>
PC12 FCC1_UT_RXADDR1		AA26 <sup>3</sup>
PC13/BRGO5	FCC1_UT_TXADDR1	V23 <sup>3</sup>
PC14/CD1	FCC1_UT_RXADDR0	W24 <sup>3</sup>
PC15/CTS1	FCC1_UT_TXADDR0	U24 <sup>3</sup>
PC16/CLK16		T23 <sup>3</sup>

Table 21. Pinout (continued)

Pin Name		
MPC8272/MPC8248 and MPC8271/MPC8247	Ball	
PC17/CLK15/BR	GO8/DONE2	T26 <sup>3</sup>
PC18/CLK14	/TGATE2	R26 <sup>3</sup>
PC19/CLK13/BR0	GO7/TGATE1	P24 <sup>3</sup>
PC20/CLK12	/USBOE	L26 <sup>3</sup>
PC21/CLK11/BR	GO6/CP_INT	L24 <sup>3</sup>
PC22/CLK10/DONE3	FCC1_UT_TXPRTY	L23 <sup>3</sup>
PC23/CLK9/BRGC	95/DACK3/CD1	K24 <sup>3</sup>
PC24/CLK8/TIN3/TOU	T4/DREQ2/BRGO1	K23 <sup>3</sup>
PC25/CLK7/BRGO4	/DACK2/SPISEL	F26 <sup>3</sup>
PC26/CLK6/TOI	JT3/TMCLK	H23 <sup>3</sup>
PC27/CLK5/BRGO3/TOUT1	FCC1_UT_RXPRTY	K22 <sup>3</sup>
PC28/CLK4/TIN1/TOUT2/SPICLK		D25 <sup>3</sup>
PC29/CLK3/TIN2/BRGO2/CTS1		F24 <sup>3</sup>
PD7/SMSYN2	FCC1_UT_TXADDR3	AB21 <sup>3</sup>
PD14/I2CSCL		AC26 <sup>3</sup>
PD15/I2CSDA		Y23 <sup>3</sup>
PD16/SPIMISO	FCC1_UT_TXPRTY	AA25 <sup>3</sup>
PD17/BRGO2/SPIMOSI	FCC1_UT_RXPRTY	Y26 <sup>3</sup>
PD18/SPICLK	FCC1_UT_RXADDR4	W25 <sup>3</sup>
PD19/SPISEL/BRGO1	FCC1_UT_TXADDR4	V25 <sup>3</sup>
PD20/RTS4/L1RSYNCA2		R24 <sup>3</sup>
PD21/TXD4/L1RXD0A2		P23 <sup>3</sup>
PD22/RXD4/L1TXD0A2		N25 <sup>3</sup>
PD23/RTS3/USB_TP		K26 <sup>3</sup>
PD24/TXD3/USB_TN		K25 <sup>3</sup>
PD25/RXD3/USB_RXD		J25 <sup>3</sup>
PD29/RTS1	FCC1_UT_RXADDR3	C26 <sup>3</sup>
PD30/TXD1		E24 <sup>3</sup>
PD31/RXD1		B25 <sup>3</sup>
VCCSYN		C18
VCCSYN1		K6



56

**Package Description** 

# 9 Package Description

This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 13. Side View of the PBGA Package Remove

## 9.1 Package Parameters

This table provides package parameters.

**Table 22. Package Parameters** 

Code	Туре	Outline (mm)	Interconnects	Pitch (mm)	Nominal Unmounted Height (mm)
VR, ZQ	PBGA	27 x 27	516	1	2.25

## **NOTE: Temperature Reflow for the VR Package**

In the VR package, sphere composition is lead-free (see Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Consult "Freescale PowerQUICC II Pb-Free Packaging Information" (MPC8250PBFREEPKG) available on www.freescale.com.

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3



**Ordering Information** 

# 10 Ordering Information

This figure provides an example of the Freescale part numbering nomenclature for the SoC. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 15. Freescale Part Number Key

# 11 Document Revision History

This table summarizes changes to this document.

**Table 23. Document Revision History** 

Revision	Date	Substantive Changes
3	09/2011	In Figure 15, "Freescale Part Number Key," added speed decoding information below processor frequency information.
2	12/2008	<ul> <li>Modified Figure 5, "SCC/SMC/SPI/I2C External Clock Diagram," and added second section of figure notes.</li> <li>In Table 12, modified "Data bus in pipeline mode" row and showed 66 MHz as "N/A."</li> <li>In Section 10, "Ordering Information," added "F = 133" to CPU/CPM/Bus Frequency.</li> <li>Added footnote concerning CPM_CLK/PCI_CLK ratio to column "PCI Division Factor" in Table 17, "Clock Configurations for PCI Host Mode (PCI_MODCK=0)," and Table 18, "Clock Configurations for PCI Host Mode (PCI_MODCK=1),."</li> <li>Removed overbar from DLL_ENABLE in Table 21, "Pinout."</li> </ul>
1.5	12/2006	Section 6, "AC Electrical Characteristics," removed deratings statement and clarified AC timing descriptions.
1.4	05/2006	Added row for 133 MHz configurations to Table 8.
1.3	02/2006	Inserted Section 6.3, "JTAG Timings."