



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8272czqtiea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- PCI bridge
 - PCI Specification revision 2.2-compliant and supports frequencies up to 66 MHz
 - On-chip arbitration
 - Support for PCI to 60x memory and 60x memory to PCI streaming
 - PCI host bridge or peripheral capabilities
 - Includes four DMA channels for the following transfers:
 - PCI-to-60x to 60x-to-PCI
 - 60x-to-PCI to PCI-to-60x
 - PCI-to-60x to PCI-to-60x
 - 60x-to-PCI to 60x-to-PCI
 - Includes the configuration registers required by the PCI standard (which are automatically loaded from the EPROM to configure the MPC8272) and message and doorbell registers
 - Supports the I_2O standard
 - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
 - Support for 66 MHz, 3.3 V specification
 - 60x-PCI bus core logic, which uses a buffer pool to allocate buffers for each port

2 **Operating Conditions**

This table shows the maximum electrical ratings.

Table 3. Absolute Maximum Ratings¹

Rating	Symbol	Value	Unit
Core supply voltage ²	VDD	-0.3 - 2.25	V
PLL supply voltage ²	VCCSYN	-0.3 - 2.25	V
I/O supply voltage ³	VDDH	-0.3 - 4.0	V
Input voltage ⁴	VIN	GND(-0.3) - 3.6	V
Junction temperature	Тј	120	°C
Storage temperature range	T _{STG}	(–55) – (+150)	°C

¹ Absolute maximum ratings are stress ratings only; functional operation (see Table 4) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

- ² Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V during normal operation. It is recommended that VDD/VCCSYN should be raised before or simultaneous with VDDH during power-on reset. VDD/VCCSYN may exceed VDDH by more than 0.4 V during power-on reset for no more than 100 ms.
- ³ Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.
- ⁴ Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



Operating Conditions

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

•	•	
Rating	Symbol	Value
Core supply voltage	VDD	1.425 – 575
PLL supply voltage	VCCSYN	1.425 – 575

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions¹

 Ambient temperature
 T_A
 0-70²
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

² Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_i}$.

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105²



DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
I _{OL} = 6.0mA	V _{OL}	—	0.4	V
BR	_			
BG/IRQ6				
ABB/IRQ2				
TS				
A[0-31]				
TT[0-4]				
TBST				
TSIZE[0-3]				
AACK				
ARTRY				
DBG/IRQ7				
DBB/IRQ3				
IRQ5/TBEN/EXT_DBG3/CINT				
PSDVAL TA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
BADDR31/IRQ5/CINT				
CPU_BR/INT_OUT				
IRQ0/NMI_OUT				
PORESET/PCI_RST				
HRESET				
SRESET				
RSTCONF				

Table 5. DC Electrical Characteristics¹ (continued)



DC Electrical Characteristics

⁵ MPC8272 and MPC8271 only.

Table 6.

Characteristic	Symbol	Min	Мах	Unit
Input high voltage—all inputs except TCK, TRST and PORESET ¹	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	GND	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0.4	V
Input leakage current, V _{IN} = VDDH ²	I _{IN}		10	μA
Hi-Z (off state) leakage current, V _{IN} = VDDH ²	I _{OZ}		10	μA
Signal low input current, $V_{IL} = 0.8 V^3$	١L	_	1	μA
Signal high input current, V _{IH} = 2.0 V	I _H	_	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except UTOPIA mode, and open drain pins In UTOPIA mode ⁴ (UTOPIA pins only): $I_{OH} = -8.0 \text{mA}$	V _{OH}	2.4	_	V
In UTOPIA mode ⁴ (UTOPIA pins only): I _{OL} = 8.0mA	V _{OL}	_	0.5	V
IoL = 6.0mA BR BG ABB/IRQ2 TS A[0-31] TTI[0-4] TBST TSIZE[0-3] AACK ARTRY DBG DBB/IRQ3 D[0-63] //EXT_BR3 //EXT_BR3 //EXT_BG3 /TEN/EXT_DBG3/CINT PSDVAL TA TEA GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 BADDR31/IRQ5/CINT CPU_BR IRQ0/NMI_OUT /PCL_RST HRESET SRESET REQONF	V _{OL}		0.4	V



Thermal Characteristics

4.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application, or a more accurate and complex model of the package can be used in the thermal simulation.

4.5 **Experimental Determination**

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{JT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package

 P_D = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the case to avoid measurement errors caused by cooling effects of the thermocouple wire.

4.6 Layout Practices

Each VDD and VDDH pin should be provided with a low-impedance path to the board's power supplies. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The VDD and VDDH power supplies should be bypassed to ground using bypass capacitors located as close as possible to the four sides of the package. For filtering high frequency noise, a capacitor of 0.1uF on each VDD and VDDH pin is recommended. Further, for medium frequency noise, a total of 2 capacitors of 47uF for VDD and 2 capacitors of 47uF for VDDH are also recommended. The capacitor leads and associated printed circuit traces connecting to chip VDD, VDDH and ground should be kept to less than half an inch per capacitor lead. Boards should employ separate inner layers for power and GND planes.

All output pins on the SoC have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



AC Electrical Characteristics

6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100/133 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Output Buffers	Typical Impedance (Ω)
60x bus	45 or 27 ²
Memory controller	45 or 27 ²
Parallel I/O	45
PCI	27

¹ These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

² Impedance value is selected through SIUMCR[20,21]. See the SoC reference manual.


6.1 CPM AC Characteristics

This table lists CPM output characteristics.

Spec N	lumber					Value	e (ns)			
		Characteristic	N	laximu	m Dela	iy	N	linimu	m Dela	у
Max	Min		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	5.5	0.5	0.5	0.5	0.5
sp36b	sp37b	FCC outputs—external clock (NMSI)	8	8	8	8	2	2	2	2
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	10	10	10	10	0	0	0	0
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	8	8	8	8	2	2	2	2
sp40	sp41	TDM outputs/SI	11	11	11	11	2.5	2.5	2.5	2.5
sp42	sp43	TIMER/IDMA outputs	11	11	11	11	0.5	0.5	0.5	0.5
sp42a	sp43a	PIO outputs	11	11	11	11	0.5	0.5	0.5	0.5

Table 10. AC Characteristics for CPM Outputs¹

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.





This table lists CPM input characteristics.

NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

Spec N	lumber					Value	e (ns)			
		Characteristic		Se	tup			Но	old	
Setup	Hold		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz
sp16a	sp17a	FCC inputs—internal clock (NMSI)	6	6	6	6	0	0	0	0
sp16b	sp17b	FCC inputs—external clock (NMSI)	2.5	2.5	2.5	2.5	2	2	2	2
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	6	6	6	6	0	0	0	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	4	4	4	4	2	2	2	2
sp20	sp21	TDM inputs/SI	3	3	3	3	2.5	2.5	2.5	2.5
sp22	sp23	PIO/TIMER/IDMA inputs	8	8	8	8	0.5	0.5	0.5	0.5

Table 11. AC Characteristics for CPM Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

NOTE

Although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the FCC internal clock.





Figure 3. FCC Internal Clock Diagram



This figure shows the SCC/SMC/SPI/I²C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram

This figure shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



NOTE: Conditions

The following conditions must be met in order to operate the MPC8272 family devices with 133 MHz bus: single PowerQUICC II Bus mode must be used (no external master, BCR[EBM] = 0); data bus must be in Pipeline mode (BRx[DR] = 1); internal arbiter and memory controller must be used. For expected load of above 40 pF, it is recommended that data and address buses be configured to low (25 Ω) impedance (SIUMCR[HLBE0] = 1, SIUMCR[HLBE1] = 1).

Spec N	umber					Value	e (ns)			
		Characteristic		Se	tup			Но	old	
Setup	Hold		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz
sp11	sp10	AACK/TA/TS/DBG/BG/BR/ARTRY/TEA	6	5	3.5	N/A	0.5	0.5	0.5	N/A
sp12	sp10	Data bus in normal mode	5	4	3.5	N/A	0.5	0.5	0.5	N/A
sp13	sp10	Data bus in pipeline mode (without ECC and PARITY)	N/A	4	2.5	1.5	N/A	0.5	0.5	0.5
sp15	sp10	All other pins	5	4	3.5	N/A	0.5	0.5	0.5	N/A

Table 12. AC Characteristics for SIU Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

This table lists SIU output characteristics.

Table 13. AC Characteristics for SIU Outputs¹

Spec N	Number					Value	e (ns)			
		Characteristic	Maximum Delay Minimum Delay						,	
Мах	Min		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz
sp31	sp30	PSDVAL/TEA/TA	7	6	5.5	N/A	1	1	1	N/A
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	5.5	4.5 ²	1	1	1	1 ²
sp33	sp30	Data bus ³	6.5	6.5	5.5	4.5	0.8	0.8	0.8	1
sp34	sp30	Memory controller signals/ALE	6	5.5	5.5	4.5	1	1	1	1
sp35	sp30	All other signals	6	5.5	5.5	N/A	1	1	1	N/A

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

² Value is for ADD only; other sp32/sp30 signals are not applicable.

³ To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.

MODCK,H- MODCK[1-3]LowHighFactor ⁴ LowHighFactor ⁵ LowHighFactor ⁵ Low0000_00060.060.72120.0133.32.5150.0160.7260.0000_00150.066.72100.0133.32.5150.0200.0250.0000_01060.080.02.5.5150.0200.03.5.5210.0280.0350.0000_10060.080.02.5.5150.0200.03.5.5210.020.03.5.03.3.33.5.050.00000_10150.066.73.5.1150.020.03.5.5150.020.03.5.020.03.5.33.5.050.00000_11050.066.73.5.1150.020.03.5.1175.023.33.5.050.00001_10150.066.73.5.1150.020.03.5.5150.033.33.5.050.00001_00150.066.73.5.1150.020.03.5.1150.035.0466.63.0.040.050.00001_00150.066.73.5.1150.020.07.7350.046.6.130.050.00001_00150.066.74.420.026.66.73.5.146.050.00001_00150.066.74.420.026.66.73.5.146.150.00010_00150.066.7<	Clock /IHz)		PCI Division	Clock Hz)		CPU Multiplication	Clock Hz)	CPM (M	CPM Multiplication	Clock Hz)	Bus ((MI	Mode ³
0000_000 60.0 66.7 2 120.0 133.3 2.5 150.0 166.7 2 60.0 0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 7 350.0 466.6	High	Low		High	Low					High	Low	
0000_001 50.0 66.7 2 100.0 133.3 3 150.0 200.0 2 50.0 0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6						DCK_H=0000)	es (MO	It Mod	Defau			
0000_010 60.0 80.0 2.5 150.0 200.0 3 180.0 240.0 3 50.0 0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	60.0	2	166.7	150.0	2.5	133.3	120.0	2	66.7	60.0	0000_000
0000_011 60.0 80.0 2.5 150.0 200.0 3.5 210.0 280.0 3 50.0 0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3	66.7	50.0	2	200.0	150.0	3	133.3	100.0	2	66.7	50.0	0000_001
0000_100 60.0 80.0 2.5 150.0 200.0 4 240.0 320.0 3 50.0 0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 23.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 33 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 33.3 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>240.0</td><td>180.0</td><td>3</td><td>200.0</td><td>150.0</td><td>2.5</td><td>80.0</td><td>60.0</td><td>0000_010</td></td<>	66.7	50.0	3	240.0	180.0	3	200.0	150.0	2.5	80.0	60.0	0000_010
0000_101 50.0 66.7 3 150.0 200.0 3 150.0 200.0 3 50.0 0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_110 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 33.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4	66.7	50.0	3	280.0	210.0	3.5	200.0	150.0	2.5	80.0	60.0	0000_011
0000_110 50.0 66.7 3.5 150.0 200.0 3.5 175.0 233.3 3 50.0 0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50.0 Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6	66.7	50.0	3	320.0	240.0	4	200.0	150.0	2.5	80.0	60.0	0000_100
0000_111 50.0 66.7 3 150.0 200.0 4 200.0 266.6 3 50. Full Configuration Modes 0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50. 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50. 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50. 0010_010 50.0 66.7 4 200.0 266.6 5 250.0 33.3 4 50. 0010_001 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50. 0010_011 50.0 66.7 4 200.0 266.6 8 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_101</td>	66.7	50.0	3	200.0	150.0	3	200.0	150.0	3	66.7	50.0	0000_101
Number of the state Number of the state	66.7	50.0	3	233.3	175.0	3.5	200.0	150.0	3.5	66.7	50.0	0000_110
0001_000 50.0 66.7 3 150.0 200.0 5 250.0 333.3 3 50.0 0001_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0010_011 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 </td <td>66.7</td> <td>50.0</td> <td>3</td> <td>266.6</td> <td>200.0</td> <td>4</td> <td>200.0</td> <td>150.0</td> <td>3</td> <td>66.7</td> <td>50.0</td> <td>0000_111</td>	66.7	50.0	3	266.6	200.0	4	200.0	150.0	3	66.7	50.0	0000_111
OO01_001 50.0 66.7 3 150.0 200.0 6 300.0 400.0 3 50.0 0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 53.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 53.3 4		1			1	on Modes	ifigurati	ull Cor	F			
0001_010 50.0 66.7 3 150.0 200.0 7 350.0 466.6 3 50.0 0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9	66.7	50.0	3	333.3	250.0	5	200.0	150.0	3	66.7	50.0	0001_000
0001_011 50.0 66.7 3 150.0 200.0 8 400.0 533.3 3 50.0 0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>400.0</td><td>300.0</td><td>6</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_001</td></td<>	66.7	50.0	3	400.0	300.0	6	200.0	150.0	3	66.7	50.0	0001_001
0010_000 50.0 66.7 4 200.0 266.6 5 250.0 333.3 4 50.0 0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5.5 375.0 500.0 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 <td< td=""><td>66.7</td><td>50.0</td><td>3</td><td>466.6</td><td>350.0</td><td>7</td><td>200.0</td><td>150.0</td><td>3</td><td>66.7</td><td>50.0</td><td>0001_010</td></td<>	66.7	50.0	3	466.6	350.0	7	200.0	150.0	3	66.7	50.0	0001_010
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0	66.7	50.0	3	533.3	400.0	8	200.0	150.0	3	66.7	50.0	0001_011
0010_001 50.0 66.7 4 200.0 266.6 6 300.0 400.0 4 50.0 0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_010 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 50.0												
0010_010 50.0 66.7 4 200.0 266.6 7 350.0 466.6 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	333.3	250.0	5	266.6	200.0	4	66.7	50.0	0010_000
0010_011 50.0 66.7 4 200.0 266.6 8 400.0 533.3 4 50.0 0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	400.0	300.0	6	266.6	200.0	4	66.7	50.0	0010_001
0010_100 75.0 100.0 4 300.0 400.0 5 375.0 500.0 6 50.0 0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	466.6	350.0	7	266.6	200.0	4	66.7	50.0	0010_010
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0	66.7	50.0	4	533.3	400.0	8	266.6	200.0	4	66.7	50.0	0010_011
0010_101 75.0 100.0 4 300.0 400.0 5.5 412.5 549.9 6 50.0 0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50.0 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.0												
0010_110 75.0 100.0 4 300.0 400.0 6 450.0 599.9 6 50. 0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	500.0	375.0	5	400.0	300.0	4	100.0	75.0	0010_100
0011_000 50.0 66.7 5 250.0 333.3 5 250.0 333.3 5 50.	66.7	50.0	6	549.9	412.5	5.5	400.0	300.0	4	100.0	75.0	0010_101
	66.7	50.0	6	599.9	450.0	6	400.0	300.0	4	100.0	75.0	0010_110
	66.7	50.0	5	333.3	250.0	5	333.3	250.0	5	66.7	50.0	0011_000
0011_001 50.0 66.7 5 250.0 333.3 6 300.0 400.0 5 50.	66.7	50.0	5	400.0	300.0	6	333.3	250.0	5	66.7	50.0	0011_001
0011_010 50.0 66.7 5 250.0 333.3 7 350.0 466.6 5 50.	66.7	50.0	5	466.6	350.0	7	333.3	250.0	5	66.7	50.0	0011_010
0011_011 50.0 66.7 5 250.0 333.3 8 400.0 533.3 5 50.	66.7	50.0	5	533.3	400.0	8	333.3	250.0	5	66.7	50.0	0011_011
0100_000 Reserved						Reserved						0100_000

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2}



NIOGe		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Multiplication Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
			Defa	ult Mode	es (MO	DCK_H=0000)					
0000_000	60.0	100.0	2	120.0	200.0	2.5	150.0	250.0	4	30.0	50.0
0000_001	50.0	100.0	2	100.0	200.0	3	150.0	300.0	4	25.0	50.0
0000_010	60.0	120.0	2.5	150.0	300.0	3	180.0	360.0	6	25.0	50.0
0000_011	60.0	120.0	2.5	150.0	300.0	3.5	210.0	420.0	6	25.0	50.0
0000_100	60.0	120.0	2.5	150.0	300.0	4	240.0	480.0	6	25.0	50.0
0000_101	50.0	100.0	3	150.0	300.0	3	150.0	300.0	6	25.0	50.0
0000_110	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0
0000_111	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0
	ļ	ļ	F	ull Cor	figurati	on Modes	ļ	I			I
0001_000	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0
0001_001	50.0	100.0	3	150.0	300.0	6	300.0	600.0	6	25.0	50.0
0001_010	50.0	100.0	3	150.0	300.0	7	350.0	700.0	6	25.0	50.0
0001_011	50.0	100.0	3	150.0	300.0	8	400.0	800.0	6	25.0	50.0
						1					
0010_000	50.0	100.0	4	200.0	400.0	5	250.0	500.0	8	25.0	50.0
0010_001	50.0	100.0	4	200.0	400.0	6	300.0	600.0	8	25.0	50.0
0010_010	50.0	100.0	4	200.0	400.0	7	350.0	700.0	8	25.0	50.0
0010_011	50.0	100.0	4	200.0	400.0	8	400.0	800.0	8	25.0	50.0
	1	1			[I	1				
0010_100	37.5	75.0	4		300.0	5		375.0	6	25.0	50.0
0010_101	37.5	75.0	4			5.5		412.5	6	25.0	50.0
0010_110	37.5	75.0	4	150.0	300.0	6	225.0	450.0	6	25.0	50.0
0011_000	30.0	50.0	5	150.0	250.0	5	150.0	250.0	5	30.0	50.0
0011_001	25.0	50.0	5	125.0	250.0	6	150.0		5	25.0	50.0
0011_010	25.0	50.0	5	125.0	250.0	7	175.0		5	25.0	50.0
0011_011	25.0	50.0	5	125.0	250.0		200.0		5	25.0	50.0
						1	ı				
0100_000						Reserved					

Table 18. Clock Configurations for PCI Host Mode (PCI_MODCK=1)^{1,2}



Mode ³	Bus (СРМ		Clock Hz)	CPU		Clock	PCI		Clock Hz)
	(MI	12)	CPM Multiplication	(IVI)	nz)	Multiplication	(11)	Hz)	Division	(1/1	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
1000_010	66.7	133.3	3	200.0	400.0	3.5	233.3	466.7	8	25.0	50.0
1000_011	66.7	133.3	3	200.0	400.0	4	266.7	533.3	8	25.0	50.0
1000_100	66.7	133.3	3	200.0	400.0	4.5	300.0	600.0	8	25.0	50.0
1000_101	66.7	133.3	3	200.0	400.0	6	400.0	800.0	8	25.0	50.0
1000_110	66.7	133.3	3	200.0	400.0	6.5	433.3	866.7	8	25.0	50.0
					•			•		•	•
1001_000						Reserved					
1001_001						Reserved					
1001_010	57.1	114.3	3.5	200.0	400.0	3.5	200.0	400.0	8	25.0	50.0
1001_011	57.1	114.3	3.5	200.0	400.0	4	228.6	457.1	8	25.0	50.0
1001_100	57.1	114.3	3.5	200.0	400.0	4.5	257.1	514.3	8	25.0	50.0
1001_101	42.9	85.7	3.5	150.0	300.0	5	214.3	428.6	6	25.0	50.0
1001_110	42.9	85.7	3.5	150.0	300.0	5.5	235.7	471.4	6	25.0	50.0
1001_111	42.9	85.7	3.5	150.0	300.0	6	257.1	514.3	6	25.0	50.0
											•
1010_000	75.0	150.0	2	150.0	300.0	2	150.0	300.0	6	25.0	50.0
1010_001	75.0	150.0	2	150.0	300.0	2.5	187.5	375.0	6	25.0	50.0
1010_010	75.0	150.0	2	150.0	300.0	3	225.0	450.0	6	25.0	50.0
1010_011	75.0	150.0	2	150.0	300.0	3.5	262.5	525.0	6	25.0	50.0
1010_100	75.0	150.0	2	150.0	300.0	4	300.0	600.0	6	25.0	50.0
											•
1010_101	100.0	200.0	2	200.0	400.0	2.5	250.0	500.0	8	25.0	50.0
1010_110	100.0	200.0	2	200.0	400.0	3	300.0	600.0	8	25.0	50.0
1010_111	100.0	200.0	2	200.0	400.0	3.5	350.0	700.0	8	25.0	50.0
					1			1		1	
1011_000						Reserved					
1011_001	80.0	160.0	2.5	200.0	400.0	2.5	200.0	400.0	8	25.0	50.0
1011_010	80.0	160.0	2.5	200.0	400.0	3	240.0	480.0	8	25.0	50.0
1011_011	80.0	160.0	2.5	200.0	400.0	3.5	280.0	560.0	8	25.0	50.0
1011_100	80.0	160.0	2.5	200.0	400.0	4	320.0	640.0	8	25.0	50.0



Mode ³	Bus ((M	Clock Hz)	CPM Multiplication	-	Clock Hz)	CPU Multiplication		Clock Hz)	PCI Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High
1011_101	80.0	160.0	2.5	200.0	400.0	4.5	360.0	720.0	8	25.0	50.0
1101_000	50.0	100.0	2.5	125.0	250.0	3	150.0	300.0	5	25.0	50.0
1101_001	50.0	100.0	2.5	125.0	250.0	3.5	175.0	350.0	5	25.0	50.0
1101_010	50.0	100.0	2.5	125.0	250.0	4	200.0	400.0	5	25.0	50.0
1101_011	50.0	100.0	2.5	125.0	250.0	4.5	225.0	450.0	5	25.0	50.0
1101_100	50.0	100.0	2.5	125.0	250.0	5	250.0	500.0	5	25.0	50.0
1101_101	62.5	125.0	2	125.0	250.0	3	187.5	375.0	5	25.0	50.0
1101_110	62.5	125.0	2	125.0	250.0	4	250.0	500.0	5	25.0	50.0
1110_000	50.0	100.0	3	150.0	300.0	3.5	175.0	350.0	6	25.0	50.0
1110_001	50.0	100.0	3	150.0	300.0	4	200.0	400.0	6	25.0	50.0
1110_010	50.0	100.0	3	150.0	300.0	4.5	225.0	450.0	6	25.0	50.0
1110_011	50.0	100.0	3	150.0	300.0	5	250.0	500.0	6	25.0	50.0
1110_100	50.0	100.0	3	150.0	300.0	5.5	275.0	550.0	6	25.0	50.0
1100_000						Reserved					
1100_001						Reserved					
1100_010						Reserved					

Table 18. Clock Configurations for PCI Host Mode (PCI_MODCK=1)^{1,2} (continued)

¹ The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

² PCI_MODCK determines the PCI clock frequency range. See Table 17 for higher range configurations.

³ MODCK_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

⁴ CPM multiplication factor = CPM clock/bus clock

⁵ CPU multiplication factor = Core PLL multiplication factor



Table 20. Clock Config	urations for PCI Agent	Mode (PCI MODCK=1) ^{1,2} (continued)

	1		-	1	•	-		-	-	-	
Mode ³	PCI ((MI		CPM Clock CPM (MHz) Multiplication		CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
0100_100	25.0	50.0	6	150.0	300.0	4.5	225.0	450.0	3	50.0	100.0
0101_000	30.0	50.0	5	150.0	250.0	2.5	150.0	250.0	2.5	60.0	100.0
0101_001	25.0	50.0	5	125.0	250.0	3	150.0	300.0	2.5	50.0	100.0
0101_010	25.0	50.0	5	125.0	250.0	3.5	175.0	350.0	2.5	50.0	100.0
0101_011	25.0	50.0	5	125.0	250.0	4	200.0	400.0	2.5	50.0	100.0
0101_100	25.0	50.0	5	125.0	250.0	4.5	225.0	450.0	2.5	50.0	100.0
0101_101	25.0	50.0	5	125.0	250.0	5	250.0	500.0	2.5	50.0	100.0
0101_110	25.0	50.0	5	125.0	250.0	5.5	275.0	550.0	2.5	50.0	100.0
0110_000						Reserved					
0110_001	25.0	50.0	8	200.0	400.0	3	200.0	400.0	3	66.7	133.3
0110_010	25.0	50.0	8	200.0	400.0	3.5	233.3	466.7	3	66.7	133.3
0110_011	25.0	50.0	8	200.0	400.0	4	266.7	533.3	3	66.7	133.3
0110_100	25.0	50.0	8	200.0	400.0	4.5	300.0	600.0	3	66.7	133.3
0111_000	25.0	50.0	6	150.0	300.0	2	150.0	300.0	2	75.0	150.0
0111_001	25.0	50.0	6	150.0	300.0	2.5	187.5	375.0	2	75.0	150.0
0111_010	25.0	50.0	6	150.0	300.0	3	225.0	450.0	2	75.0	150.0
0111_011	25.0	50.0	6	150.0	300.0	3.5	262.5	525.0	2	75.0	150.0
1000_000						Reserved					
1000_001	25.0	50.0	6	150.0	300.0	2.5	150.0	300.0	2.5	60.0	120.0
1000_010	25.0	50.0	6	150.0	300.0	3	180.0	360.0	2.5	60.0	120.0
1000_011	25.0	50.0	6	150.0	300.0	3.5	210.0	420.0	2.5	60.0	120.0
1000_100	25.0	50.0	6	150.0	300.0	4	240.0	480.0	2.5	60.0	120.0
1000_101	25.0	50.0	6	150.0	300.0	4.5	270.0	540.0	2.5	60.0	120.0
			-			•					
1001_000						Reserved					
1001_001						Reserved					



Mode ³		Clock Hz)	CPM Multiplication					Clock Hz)			
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
1110_000	25.0	50.0	5	125.0	250.0	2.5	156.3	312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3	187.5	375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9	250.0	3.5	250.0	437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
				•			•				
1110_100	25.0	50.0	5	125.0	250.0	4	166.7	333.3	3	41.7	83.3
1110_101	25.0	50.0	5	125.0	250.0	4.5	187.5	375.0	3	41.7	83.3
1110_110	25.0	50.0	5	125.0	250.0	5	208.3	416.7	3	41.7	83.3
1110_111	25.0	50.0	5	125.0	250.0	5.5	229.2	458.3	3	41.7	83.3
	1	1	L	1	1		1	1			1
1100_000						Reserved					
1100_001						Reserved					
1100_010						Reserved					

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2} (continued)

¹ The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

² PCI_MODCK determines the PCI clock frequency range. See Table 19 for higher range configurations.

³ MODCK_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

⁴ CPM multiplication factor = CPM clock/bus clock

⁵ CPU multiplication factor = Core PLL multiplication factor

8 Pinout

This figure and table show the pin assignments and pinout for the 516 PBGA package.



Table	21.	Pinout	(continued)	
10.010			(

Pin N	lame	
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
Ŧ	5	D1
A	0	A3
A	1	B5
A	2	D8
A	3	C6
A	4	A4
A	5	A6
A	6	B6
A	7	C7
A	8	B7
A	9	A7
A	10	D9
A	11	E11
A	12	C9
A	13	В9
A	14	D11
A	15	A9
A	16	B10
A	17	A10
A	18	B11
A	19	A11
A2	20	D12
A2	21	A12
A2	22	D13
Aź	23	B13
Aź	24	C13
A2	25	C14
A2	26	B14
A2	27	D14
A2	28	E14
A2	29	A14



Pin N			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
A3	0	B15	
A3	1	A15	
TT	0	B3	
TT	1	E8	
TT	2	D7	
TT	3	C4	
TT	4	E7	
TBS	T	E3	
TSI	ZO	E4	
TSI	Z1	E5	
TSI	72	C3	
TSI	Z3	D5	
AAC	א כ	D3	
ART	RY	C2	
DBG/I	RQ7	F16	
DBB/I	RQ3	D18	
D)	AC1	
D	1	AA1	
Dź	2	V3	
D	3	R5	
D4	1	P4	
D	5	M4	
De	3	J4	
Dī	7	G1	
D	3	W6	
D)	Y3	
D1	0	V1	
D1	1	N6	
D1	2	P3	
D1	3	M2	
D1	4	J5	

Table 21. Pinout (continued)



Table 21. Pinout (c	ontinued)
---------------------	-----------

Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PCI_A	D16	AE16
PCI_A	D17	AF17
PCI_A	D18	AD16
PCI_A	D19	AC16
PCI_A	D20	AF18
PCI_A	D21	AB16
PCI_A	D22	AD17
PCI_A	D23	AF19
PCI_A	D24	AB17
PCI_A	D25	AF20
PCI_A	D26	AE19
PCI_A	D27	AC18
PCI_A	D28	AB18
PCI_A	D29	AD19
PCI_A	D30	AD21
PCI_A	D31	AC20
PCI_CC	i/BE0	AE12
PCI_C1	/BE1	AF13
PCI_C2	Ø/BE2	AC15
PCI_C3	3/BE3	AE18
IRQ0/NM	I_OUT	A17
TRS	T ²	E21
TC	<	B22
ТМ	S	C23
TD	1	B24
TD	0	A22
TRI	S	B23
PORESET ²	PCI_RST	C24
HRES	SET	D22
SRES	SET	F22
RSTC	ONF	A24



Package Description

9 Package Description

This figure shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 13. Side View of the PBGA Package Remove

9.1 Package Parameters

This table provides package parameters.

Table 22. Package Parameters

Code	Туре	Outline (mm)	Interconnects	Pitch (mm)	Nominal Unmounted Height (mm)
VR, ZQ	PBGA	27 x 27	516	1	2.25

NOTE: Temperature Reflow for the VR Package

In the VR package, sphere composition is lead-free (see Table 2). This requires higher temperature reflow than what is required for other PowerQUICC II packages. Consult "Freescale PowerQUICC II Pb-Free Packaging Information" (MPC8250PBFREEPKG) available on www.freescale.com.



Ordering Information

10 Ordering Information

This figure provides an example of the Freescale part numbering nomenclature for the SoC. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 15. Freescale Part Number Key

11 Document Revision History

This table summarizes changes to this document.

Table 23. Document Revision History

Revision	Date	Substantive Changes
3	09/2011	In Figure 15, "Freescale Part Number Key," added speed decoding information below processor frequency information.
2	12/2008	 Modified Figure 5, "SCC/SMC/SPI/I2C External Clock Diagram," and added second section of figure notes. In Table 12, modified "Data bus in pipeline mode" row and showed 66 MHz as "N/A." In Section 10, "Ordering Information," added "F = 133" to CPU/CPM/Bus Frequency. Added footnote concerning CPM_CLK/PCI_CLK ratio to column "PCI Division Factor" in Table 17, "Clock Configurations for PCI Host Mode (PCI_MODCK=0)," and Table 18, "Clock Configurations for PCI Host Mode (PCI_MODCK=1),." Removed overbar from DLL_ENABLE in Table 21, "Pinout."
1.5	12/2006	• Section 6, "AC Electrical Characteristics," removed deratings statement and clarified AC timing descriptions.
1.4	05/2006	Added row for 133 MHz configurations to Table 8.
1.3	02/2006	Inserted Section 6.3, "JTAG Timings."