

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XF

Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM, Security; SEC
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8272vrmiba

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Integrated security engine (SEC) (MPC8272 and MPC8248 only)
 - Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms in hardware
- Communications processor module (CPM)
 - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications peripherals
 - Interfaces to G2_LE core through on-chip dual-port RAM and DMA controller. (Dual-port RAM size is 16 KB plus 4 KB dedicated instruction RAM.)
 - Microcode tracing capabilities
 - Eight CPM trap registers
- Universal serial bus (USB) controller
 - Supports USB 2.0 full/low rate compatible
 - USB host mode
 - Supports control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - NRZI encoding/decoding with bit stuffing
 - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
 - Flexible data buffers with multiple buffers per frame
 - Supports local loopback mode for diagnostics (12 Mbps only)
 - Supports USB slave mode
 - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - CRC5 checking
 - NRZI encoding/decoding with bit stuffing
 - 12- or 1.5-Mbps data rate
 - Flexible data buffers with multiple buffers per frame
 - Automatic retransmission upon transmit error
 - Serial DMA channels for receive and transmit on all serial channels
 - Parallel I/O registers with open-drain and interrupt capability
 - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
 - Two fast communication controllers (FCCs) supporting the following protocols:
 - 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
 - Transparent
 - HDLC—up to T3 rates (clear channel)



Overview

- One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
- Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BiSync) communications
 - Transparent
 - QUICC multichannel controller (QMC) up to 64 channels
 - Independent transmit and receive routing, frame synchronization.
 - Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways
 - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined.
 - Subchanneling on each time slot.
 - Independent transmit and receive routing, frame synchronization and clocking
 - Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter
 - Supports H1,H11, and H12 channels
 - Allows dynamic allocation of channels
 - SCC3 in NMSI mode is not usable when USB is enabled.
- Two serial management controllers (SMCs), identical to those of the MPC860
 - Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
 - Transparent
 - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One I^2C controller (identical to the MPC860 I^2C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to two TDM interfaces
 - Supports one groups of two TDM channels
 - 1024 bytes of SI RAM
- Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers



Operating Conditions

I/O supply voltage

Junction temperature (maximum)

Input voltage

1

This table lists recommended operational voltage conditions.

•	•	
Rating	Symbol	Value
Core supply voltage	VDD	1.425 – 575
PLL supply voltage	VCCSYN	1.425 – 575

VDDH

VIN

Τi

Table 4. Recommended Operating Conditions¹

 Ambient temperature
 T_A
 0-70²
 °C

 Caution: These are the recommended and tested operating conditions. Proper operation outside of these conditions is not guaranteed.
 State
 State

² Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_i}$.

This SoC contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

This figure shows the undershoot and overshoot voltage of the 60x bus memory interface of the SoC. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Unit

V

V

V

V

°C

3.135 - 3.465

GND (-0.3) - 3.465

105²



DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
I _{OL} = 5.3mA	V _{OL}		0.4	V
<u>ČŠ</u> [0–5]	01			
CS6/BCTL1/SMI				
CS7/TLBSYNC				
BADDR27/ IRQ1				
BADDR28/ IRQ2				
ALE/ IRQ4				
BCTL0				
PWE[0-7]/PSDDQM[0-7]/PBS[0-7]				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4				
PSDAMUX/PGPL5				
PCI_CFG0 (PCI_HOST_EN)				
PCI_CFG1 (PCI_ARB_EN)				
PCI_CFG2 (DLL_ENABLE)				
MODCK1/RSRV/TC(0)/BNKSEL(0)				
MODCK2/CSE0/TC(1)/BNKSEL(1)				
MODCK3CSE1/TC(2)/BNKSEL(2)				
$I_{OL} = 3.2 \text{mA}$				
PCI_PAR				
PCI_FRAME				
PCI_TRDY				
PCI_IRDY				
PCI_STOP				
PCI_DEVSEL				
PCI_IDSEL				
PCI_PERR				
PCI_SERR				
PCI_REQ0				
PCI_REQ1/ CPI_HS_ES				
PCI_GNT0				
PCI_GNT1/ CPI_HS_LES				
PCI_GNT2/ CPI_HS_ENUM				
PCI_RST				
PCI_INTA				
PCI_REQ2				
DLLOUT				
PCI_AD(0-31)				
PCI_AD(0-31) PCI_C(0-3)/BE(0-3)				
PA[8–31]				
PB[18–31]				
PC[0–1,4–29]				
PD[7–25, 29–31]				
TDO				

Table 5. DC Electrical Characteristics¹ (continued)

The default configuration of the CPM pins (PA[8-31], PB[18-31], PC[0-1,4-29], PD[7-25, 29-31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

 ² TCK, TRST and PORESET have min VIH = 2.5V.
 ³ V_{IL} for IIC interface does not match IIC standard, but does meet IIC standard for V_{OL} and should not cause any compatibility issue.

⁴ The leakage current is measured for nominal VDDH,VCCSYN, and VDD.



Thermal Characteristics

⁴ MPC8280, MPC8275VR, MPC8275ZQ only.

4 Thermal Characteristics

This table describes thermal characteristics. See Table 2 for information on a given SoC's package. Discussions of each characteristic are provided in Section 4.1, "Estimation with Junction-to-Ambient Thermal Resistance," through Section 4.7, "References." For the these discussions, $P_D = (V_{DD} \times I_{DD}) + PI/O$, where PI/O is the power dissipation of the I/O drivers.

Characteristic	Symbol	Value	Unit	Air Flow
Junction-to-ambient—		27	0000	Natural convection
single-layer board ¹	$R_{ heta JA}$	21	°C/W	1 m/s
Junction-to-ambient-	-	19	- -	Natural convection
four-layer board	$R_{ hetaJA}$	16	°C/W	1 m/s
Junction-to-board ²	R _{θJB}	11	°C/W	—
Junction-to-case ³	$R_{ extsf{ heta}JC}$	8	°C/W	—
Junction-to-package top ⁴	$R_{ extsf{ heta}JT}$	2	°C/W	_

Table 7. Thermal Characteristics

¹ Assumes no thermal vias

² Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

³ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁴ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

4.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in C can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.



AC Electrical Characteristics

6 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for 66.67/83.33/100/133 MHz devices. Note that AC timings are based on a 50-pf load for MAX Delay and 10-pf load for MIN delay. Typical output buffer impedances are shown in this table.

Output Buffers	Typical Impedance (Ω)
60x bus	45 or 27 ²
Memory controller	45 or 27 ²
Parallel I/O	45
PCI	27

¹ These are typical values at 65° C. Impedance may vary by ±25% with process and temperature.

² Impedance value is selected through SIUMCR[20,21]. See the SoC reference manual.

6.1 CPM AC Characteristics

This table lists CPM output characteristics.


Spec Number			Value (ns)									
		Characteristic	N	laximu	m Dela	iy	Minimum Delay					
Max	Min		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz		
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	5.5	5.5	5.5	0.5	0.5	0.5	0.5		
sp36b	sp37b	FCC outputs—external clock (NMSI)	8	8	8	8	2	2	2	2		
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	10	10	10	10	0	0	0	0		
sp38b	sp39b	SCC/SMC/SPI/I2C outputs—external clock (NMSI)	8	8	8	8	2	2	2	2		
sp40	sp41	TDM outputs/SI	11	11	11	11	2.5	2.5	2.5	2.5		
sp42	sp43	TIMER/IDMA outputs	11	11	11	11	0.5	0.5	0.5	0.5		
sp42a	sp43a	PIO outputs	11	11	11	11	0.5	0.5	0.5	0.5		

Table 10. AC Characteristics for CPM Outputs¹

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.



This figure shows the SCC/SMC/SPI/I²C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram

This figure shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



NOTE: Conditions

The following conditions must be met in order to operate the MPC8272 family devices with 133 MHz bus: single PowerQUICC II Bus mode must be used (no external master, BCR[EBM] = 0); data bus must be in Pipeline mode (BRx[DR] = 1); internal arbiter and memory controller must be used. For expected load of above 40 pF, it is recommended that data and address buses be configured to low (25 Ω) impedance (SIUMCR[HLBE0] = 1, SIUMCR[HLBE1] = 1).

Spec Number			Value (ns)										
Setup Hold	Characteristic		Se	tup		Hold							
	Hold		66 MHz	83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz			
sp11	sp10	AACK/TA/TS/DBG/BG/BR/ARTRY/TEA	6	5	3.5	N/A	0.5	0.5	0.5	N/A			
sp12	sp10	Data bus in normal mode	5	4	3.5	N/A	0.5	0.5	0.5	N/A			
sp13	sp10	Data bus in pipeline mode (without ECC and PARITY)	N/A	4	2.5	1.5	N/A	0.5	0.5	0.5			
sp15	sp10	All other pins	5	4	3.5	N/A	0.5	0.5	0.5	N/A			

Table 12. AC Characteristics for SIU Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

This table lists SIU output characteristics.

Table 13. AC Characteristics for SIU Outputs¹

Spec Number			Value (ns)										
		Characteristic		Maximu	m Delay	/	Minimum Delay						
Мах	Min			83 MHz	100 MHz	133 MHz	66 MHz	83 MHz	100 MHz	133 MHz			
sp31	sp30	PSDVAL/TEA/TA	7	6	5.5	N/A	1	1	1	N/A			
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	5.5	4.5 ²	1	1	1	1 ²			
sp33	sp30	Data bus ³	6.5	6.5	5.5	4.5	0.8	0.8	0.8	1			
sp34	sp30	Memory controller signals/ALE	6	5.5	5.5	4.5	1	1	1	1			
sp35	sp30	All other signals	6	5.5	5.5	N/A	1	1	1	N/A			

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

² Value is for ADD only; other sp32/sp30 signals are not applicable.

³ To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.



Clock Configuration Modes

Mode ³	Bus ((MI	Clock Hz)	CPM Multiplication	CPM Clock (MHz)		CPU Multiplication	CPU Clock (MHz) PCI ition Division			Clock Hz)		
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor ⁶	Low	High	
1000_010	66.7	88.9	3	200.0	266.6	3.5	233.3	311.1	4	50.0	66.7	
1000_011	66.7	88.9	3	200.0	266.6	4	266.7	355.5	4	50.0	66.7	
1000_100	66.7	88.9	3	200.0	266.6	4.5	300.0	400.0	4	50.0	66.7	
1000_101	66.7	88.9	3	200.0	266.6	6	400.0	533.3	4	50.0	66.7	
1000_110	66.7	88.9	3	200.0	266.6	6.5	433.3	577.7	4	50.0	66.7	
1001_000		Reserved										
1001_001						Reserved						
1001_010	57.1	76.2	3.5	200.0	266.6	3.5	200.0	266.6	4	50.0	66.7	
1001_011	57.1	76.2	3.5	200.0	266.6	4	228.6	304.7	4	50.0	66.7	
1001_100	57.1	76.2	3.5	200.0	266.6	4.5	257.1	342.8	4	50.0	66.7	
		r		1			1	1		r		
1001_101	85.7	114.3	3.5	300.0	400.0	5	428.6	571.4	6	50.0	66.7	
1001_110	85.7	114.3	3.5	300.0	400.0	5.5	471.4	628.5	6	50.0	66.7	
1001_111	85.7	114.3	3.5	300.0	400.0	6	514.3	685.6	6	50.0	66.7	
1010_000	75.0	100.0	2	150.0	200.0	2	150.0	200.0	3	50.0	66.7	
1010_001	75.0	100.0	2	150.0	200.0	2.5	187.5	250.0	3	50.0	66.7	
1010_010	75.0	100.0	2	150.0	200.0	3	225.0	300.0	3	50.0	66.7	
1010_011	75.0	100.0	2	150.0	200.0	3.5	262.5	350.0	3	50.0	66.7	
1010_100	75.0	100.0	2	150.0	200.0	4	300.0	400.0	3	50.0	66.7	
1010_101	100.0	133.3	2	200.0	266.6	2.5	250.0	333.3	4	50.0	66.7	
1010_110		133.3			266.6	3	300.0		4	50.0	66.7	
1010_111		133.3			266.6	3.5	350.0		4	50.0	66.7	
	•	-		•			-	•	•	-		
1011_000						Reserved						
1011_001	80.0	106.7	2.5	200.0	266.6	2.5	200.0	266.6	4	50.0	66.7	
1011_010	80.0	106.7	2.5	200.0	266.6	3	240.0	320.0	4	50.0	66.7	
1011_011	80.0	106.7	2.5	200.0	266.6	3.5	280.0	373.3	4	50.0	66.7	

 Table 17. Clock Configurations for PCI Host Mode (PCI_MODCK=0)^{1,2} (continued)



Clock Configuration Modes

- ⁶ CPM_CLK/PCI_CLK ratio. When PCI_MODCK = 1, the ratio of CPM_CLK/PCI_CLK should be calculated from PCIDF as follows: PCIDF = 3 > CPM_CLK/PCI_CLK = 4 PCIDF = 5 > CPM_CLK/PCI_CLK = 6 PCIDF = 7 > CPM_CLK/PCI_CLK = 8
 - PCIDF = 9 > CPM_CLK/PCI_CLK = 5
 - PCIDF = B > CPM_CLK/PCI_CLK = 6

7.2 PCI Agent Mode

These tables show configurations for PCI agent mode. The frequency values listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. Note that in PCI agent mode the input clock is PCI clock.

Mode ³		Clock Hz)	CPM Multiplication		Clock Hz)	CPU Multiplication		Clock Hz)	Bus Division		Clock Hz)
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Eactor ⁵	Low	High	Factor	Low	High
			Defau	ilt Mod	es (MO	DCK_H=0000)					
0000_000	60.0	66.7	2	120.0	133.3	2.5	150.0	166.7	2	60.0	66.7
0000_001	50.0	66.7	2	100.0	133.3	3	150.0	200.0	2	50.0	66.7
0000_010	50.0	66.7	3	150.0	200.0	3	150.0	200.0	3	50.0	66.7
0000_011	50.0	66.7	3	150.0	200.0	4	200.0	266.6	3	50.0	66.7
0000_100	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0000_101	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0000_110	50.0	66.7	4	200.0	266.6	3.5	233.3	311.1	3	66.7	88.9
0000_111	50.0	66.7	4	200.0	266.6	3	240.0	320.0	2.5	80.0	106.7
			F	ull Con	figurat	ion Modes					
0001_001	60.0	66.7	2	120.0	133.3	5	150.0	166.7	4	30.0	33.3
0001_010	50.0	66.7	2	100.0	133.3	6	150.0	200.0	4	25.0	33.3
0001_011	50.0	66.7	2	100.0	133.3	7	175.0	233.3	4	25.0	33.3
0001_100	50.0	66.7	2	100.0	133.3	8	200.0	266.6	4	25.0	33.3
0010_001	50.0	66.7	3	150.0	200.0	3	180.0	240.0	2.5	60.0	80.0
0010_010	50.0	66.7	3	150.0	200.0	3.5	210.0	280.0	2.5	60.0	80.0
0010_011	50.0	66.7	3	150.0	200.0	4	240.0	320.0	2.5	60.0	80.0
0010_100	50.0	66.7	3	150.0	200.0	4.5	270.0	360.0	2.5	60.0	80.0

Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2}



		CPM Multiplication	-		CPU	CPU Clock (MHz)		Bus	Bus Clock (MHz)	
Low	High	Factor ⁴	Low	Factor ⁵	Low	High	Factor	Low	High	
50.0	66.7	6	300.0	400.0	4	400.0	533.3	3	100.0	133.3
50.0	66.7	6	300.0	400.0	4.5	450.0	599.9	3	100.0	133.3
50.0	66.7	6	300.0	400.0	5	500.0	666.6	3	100.0	133.3
50.0	66.7	6	300.0	400.0	5.5	550.0	733.3	3	100.0	133.3
50.0	66.7	6	300.0	400.0	3.5	420.0	559.9	2.5	120.0	160.0
50.0	66.7	6	300.0	400.0	4	480.0	639.9	2.5	120.0	160.0
50.0	66.7	6	300.0	400.0	4.5	540.0	719.9	2.5	120.0	160.0
50.0	66.7	6	300.0	400.0	5	600.0	799.9	2.5	120.0	160.0
50.0	66.7	5	250.0	333.3	2.5	312.5	416.6	2	125.0	166.7
50.0	66.7	5	250.0	333.3	3	375.0	500.0	2	125.0	166.7
50.0	66.7	5	250.0	333.3	3.5	437.5	583.3	2	125.0	166.7
50.0	66.7	5	250.0	333.3	4	500.0	666.6	2	125.0	166.7
										•
50.0	66.7	5	250.0	333.3	4	333.3	444.4	3	83.3	111.1
50.0	66.7	5	250.0	333.3	4.5	375.0	500.0	3	83.3	111.1
50.0	66.7	5	250.0	333.3	5	416.7	555.5	3	83.3	111.1
50.0	66.7	5	250.0	333.3	5.5	458.3	611.1	3	83.3	111.1
		•						•		
					Reserved					
					Reserved					
					Reserved					
	(MI 50.0 50.0 50.0 50.0 50.0 50.0 50.0 50.	50.0 66.7 50.0 66.7	(MHz) CPM Multiplication Factor ⁴ 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 6 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 50.0 66.7 5 <td>(MHz) CPM Multiplication⁴ (M Low High Low Low 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7</td> <td>(MHz) CPM Multiplication⁴ (MHz) Low High Low High 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 7 300.0 400.0 50.0 66.7 5 250.0 333.3 50.0 66.7 5 250.0 333.3 50.0 66.7 5 250.0 333.3 50.0</td> <td>(MHz)CPM Multiplication Factor4(MHz)CPU Multiplication Factor550.066.766.0300.0400.0450.066.766.0300.0400.04.550.066.766.0300.0400.05.550.066.766.0300.0400.05.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.0333.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.5<t< td=""><td>(MH)CPM Multiplication Factor4(MH)CPU Multiplication Factor5(MH)50.066.76300.0400.0400.050.066.76300.0400.040.050.066.76300.0400.050.050.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.03.550.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.05.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.033.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.5<</td><td>(MHz)CPM Multiplication FactorA(MHz)CPU Multiplication FactorS((MHz)LowHighLowHighLowHighLowHigh50.066.76300.0400.04.5.0500.050.050.066.76300.0400.05.5.0500.066.650.066.76300.0400.05.5.0550.073.350.066.76300.0400.05.5.0550.073.350.066.76300.0400.03.5.5420.0559.950.066.76300.0400.04.5.5540.079.950.066.76300.0400.04.5.5540.079.950.066.776300.0400.04.5.5500.079.950.066.776300.0400.04.5.5500.079.950.066.775250.033.33.15.5416.7540.050.066.75250.033.33.5.5437.5533.350.066.75250.033.33.4.5313.5416.750.066.75250.033.34.5.530.030.0400.050.066.75250.033.34.5.5350.0350.0350.050.066.75250.033.33.5.5416.7550.050.066</td><td>(MHz)CPM Multiplication Factor4(MHz)CPU Multiplication Factor5(MHz)Bus Division Factor5Bus Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0<</td><td>(MH2)CPM Multiplication Factor4(M(M+z)Bus Multiplication Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0<!--</td--></td></t<></td>	(MHz) CPM Multiplication ⁴ (M Low High Low Low 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 6 300.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7 5 250.0 50.0 66.7	(MHz) CPM Multiplication ⁴ (MHz) Low High Low High 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 6 300.0 400.0 50.0 66.7 7 300.0 400.0 50.0 66.7 5 250.0 333.3 50.0 66.7 5 250.0 333.3 50.0 66.7 5 250.0 333.3 50.0	(MHz)CPM Multiplication Factor4(MHz)CPU Multiplication Factor550.066.766.0300.0400.0450.066.766.0300.0400.04.550.066.766.0300.0400.05.550.066.766.0300.0400.05.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.766.0300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.0333.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.550.066.75.5250.033.35.5 <t< td=""><td>(MH)CPM Multiplication Factor4(MH)CPU Multiplication Factor5(MH)50.066.76300.0400.0400.050.066.76300.0400.040.050.066.76300.0400.050.050.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.03.550.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.05.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.033.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.5<</td><td>(MHz)CPM Multiplication FactorA(MHz)CPU Multiplication FactorS((MHz)LowHighLowHighLowHighLowHigh50.066.76300.0400.04.5.0500.050.050.066.76300.0400.05.5.0500.066.650.066.76300.0400.05.5.0550.073.350.066.76300.0400.05.5.0550.073.350.066.76300.0400.03.5.5420.0559.950.066.76300.0400.04.5.5540.079.950.066.76300.0400.04.5.5540.079.950.066.776300.0400.04.5.5500.079.950.066.776300.0400.04.5.5500.079.950.066.775250.033.33.15.5416.7540.050.066.75250.033.33.5.5437.5533.350.066.75250.033.33.4.5313.5416.750.066.75250.033.34.5.530.030.0400.050.066.75250.033.34.5.5350.0350.0350.050.066.75250.033.33.5.5416.7550.050.066</td><td>(MHz)CPM Multiplication Factor4(MHz)CPU Multiplication Factor5(MHz)Bus Division Factor5Bus Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0<</td><td>(MH2)CPM Multiplication Factor4(M(M+z)Bus Multiplication Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0<!--</td--></td></t<>	(MH)CPM Multiplication Factor4(MH)CPU Multiplication Factor5(MH)50.066.76300.0400.0400.050.066.76300.0400.040.050.066.76300.0400.050.050.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.05.550.066.76300.0400.03.550.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.766.7300.0400.04.550.066.77.6300.0400.04.550.066.77.6300.0400.05.550.066.77.6300.0400.04.550.066.77.6300.0400.04.550.066.75.5250.033.33.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.550.066.75.5250.033.34.5<	(MHz)CPM Multiplication FactorA(MHz)CPU Multiplication FactorS((MHz)LowHighLowHighLowHighLowHigh50.066.76300.0400.04.5.0500.050.050.066.76300.0400.05.5.0500.066.650.066.76300.0400.05.5.0550.073.350.066.76300.0400.05.5.0550.073.350.066.76300.0400.03.5.5420.0559.950.066.76300.0400.04.5.5540.079.950.066.76300.0400.04.5.5540.079.950.066.776300.0400.04.5.5500.079.950.066.776300.0400.04.5.5500.079.950.066.775250.033.33.15.5416.7540.050.066.75250.033.33.5.5437.5533.350.066.75250.033.33.4.5313.5416.750.066.75250.033.34.5.530.030.0400.050.066.75250.033.34.5.5350.0350.0350.050.066.75250.033.33.5.5416.7550.050.066	(MHz)CPM Multiplication Factor4(MHz)CPU Multiplication Factor5(MHz)Bus Division Factor5Bus Division50.066.76300.040.044400.053.3350.066.76300.040.04.5450.059.9350.066.76300.040.05.550.066.6350.066.76300.040.05.5550.073.3350.066.76300.040.05.5550.073.3350.066.76300.040.03.5420.0559.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.76300.040.04.5540.071.92.550.066.77630.040.04.5540.071.92.550.066.77533.33.33.5416.6250.066.75250.033.33.5416.52250.066.75250.033.33.5416.73350.066.75250.033.34.533.344.4350.066.75250.033.35.5458.361.1350.0<	(MH2)CPM Multiplication Factor4(M(M+z)Bus Multiplication Factor5(M(M50.066.766.0300.0400.044.00533.33.3100.050.066.766.0300.0400.04.50.059.93.0100.050.066.766.0300.0400.05.50.0500.066.63.00.0100.050.066.766.0300.0400.05.50.0550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5550.073.33.0100.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.0300.0400.03.5.5540.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.766.760.030.040.0550.050.071.9.92.5.5120.050.066.776300.040.03.3.32.5.071.9.92.5.5120.050.066.7550.030.33.3.33.1.551.0.351.0.92.5.5120.050.066.7550.0250.033.33.4.550.0.366.6.62.2.5120.0 </td

Table 19. Clock Configurations for PCI Agent Mode (PCI_MODCK=0)^{1,2} (continued)

¹ The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

² PCI_MODCK determines the PCI clock frequency range. See Table 20 for lower range configurations.

- ³ MODCK_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.
- ⁴ CPM multiplication factor = CPM clock/bus clock

⁵ CPU multiplication factor = Core PLL multiplication factor



Mode ³		Clock Hz)	CPM Multiplication	CPM Clock (MHz)		CPU Multiplication	CPU Clock (MHz)		Bus Division	Bus Clock (MHz)	
MODCK_H- MODCK[1-3]	Low	High	Factor ⁴	Low	High	Factor ⁵	Low	High	Factor	Low	High
1110_000	25.0	50.0	5	125.0	250.0	2.5	156.3	312.5	2	62.5	125.0
1110_001	25.0	50.0	5	125.0	250.0	3	187.5	375.0	2	62.5	125.0
1110_010	28.6	50.0	5	142.9	250.0	3.5	250.0	437.5	2	71.4	125.0
1110_011	25.0	50.0	5	125.0	250.0	4	250.0	500.0	2	62.5	125.0
1110_100	25.0	50.0	5	125.0	250.0	4	166.7	333.3	3	41.7	83.3
1110_101	25.0	50.0	5	125.0	250.0	4.5	187.5	375.0	3	41.7	83.3
1110_110	25.0	50.0	5	125.0	250.0	5	208.3	416.7	3	41.7	83.3
1110_111	25.0	50.0	5	125.0	250.0	5.5	229.2	458.3	3	41.7	83.3
1100_000	Reserved										
1100_001	Reserved										
1100_010						Reserved					

Table 20. Clock Configurations for PCI Agent Mode (PCI_MODCK=1)^{1,2} (continued)

¹ The "low" values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency in a table entry guarantees only the required minimum CPU operating frequency. The "high" values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device. The minimum CPU frequency is 150 MHz for commercial temperature devices and 175 MHz for extended temperature devices. The minimum CPM frequency is 120 MHz.

² PCI_MODCK determines the PCI clock frequency range. See Table 19 for higher range configurations.

³ MODCK_H = hard reset configuration word [28–31] (see Section 5.4 in the SoC reference manual). MODCK[1-3] = three hardware configuration pins.

⁴ CPM multiplication factor = CPM clock/bus clock

⁵ CPU multiplication factor = Core PLL multiplication factor

8 Pinout

This figure and table show the pin assignments and pinout for the 516 PBGA package.



Pin Na	ame	
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
A3	0	B15
A3	A15	
TT	В3	
TT	1	E8
TT	2	D7
TT	3	C4
ΤŢ	4	E7
TBS	T	E3
TSIZ	ZO	E4
TSIZ	Z1	E5
TSIZ	72	C3
TSIZ	Z3	D5
AAC	D3	
ART	C2	
DBG/I	F16	
DBB/I	D18	
DC	AC1	
D1	AA1	
D2	V3	
D3		R5
D4	1	P4
DS	5	M4
De	3	J4
70	7	G1
D	3	W6
DS)	Y3
D1	0	V1
D1	1	N6
D1	2	Р3
D1	3	M2
D1	J5	

Table 21. Pinout (continued)



Pin N			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
D1	G3		
D1	16	AB3	
D1	17	Y1	
D1	18	Τ4	
D1	19	Т3	
D2	20	P2	
D2	21	M1	
D2	22	J1	
D2	23	G4	
D2	24	AB2	
D2	25	W4	
D2	26	V2	
D2	27	T1	
D2	28	N5	
D2	29	L1	
Da	30	H1	
DS	31	G5	
Da	32	W5	
DS	33	W2	
Da	34	Т5	
DS	35	T2	
DS	36	N1	
DS	37	K3	
DS	38	H2	
DS	F1		
D2	AA2		
D4	D41		
D4	D42		
D4	43	R2	
D4	14	N2	
D4	45	L2	

Table 21. Pinout (continued)



Table 21. Pinout	(continued)
------------------	-------------

Pin N					
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball			
C	CS2				
C	53	AC8			
C	AF6				
C	55	AD8			
CS6/BC	TL1/SMI	AC9			
CS7/TL	BISYNC	AB9			
BADDR	27/IRQ1	AB8			
BADDR	28/IRQ2	AC7			
ALE/	IRQ4	AF4			
BC	TLO	AF3			
PWE0/PSDI	DQM0/PBS0	AD6			
PWE1/PSDI	DQM1/PBS1	AE5			
PWE2/PSDI	DQM2/PBS2	AE3			
PWE3/PSDI	DQM3/PBS3	AF2			
PWE4/PSDI	DQM4/PBS4	AC6			
PWE5/PSDI	PWE5/PSDDQM5/PBS5				
PWE6/PSDI	DQM6/PBS6	AD4			
PWE7/PSDI	PWE7/PSDDQM7/PBS7				
PSDA10	PSDA10/PGPL0				
PSDWE	PSDWE/PGPL1				
POE/PSDF	AS/PGPL2	AB4			
PSDCAS	5/PGPL3	AC3			
PGTA/PUPM	WAIT/PGPL4	AD2			
PSDAMU	X/PGPL5	AC2			
PCI_N	10DE ¹	AD22			
PCI_CFG0 (P	CI_HOST_EN)	AC21			
PCI_CFG1 (Ē	PCI_CFG1 (PCI_ARB_EN)				
PCI_CFG2 (D	DLL_ENABLE)	AE23			
PCI_	PAR	AF12			
PCI_F	RAME	AD15			
PCI_	TRDY	AF16			



Pinout

Table 21. Pinout (continued)

Pin Na		
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball
PCI_II	RDY CONTRACT	AF15
PCI_S	TOP	AE15
PCI_DE	VSEL	AE14
PCI_ID	DSEL	AC17
PCI_P	ERR	AD14
PCI_S	ERR	AD13
PCI_R	EQ0	AE20
PCI_REQ1/CI	PCI_HS_ES	AF14
PCI_G	NTO	AD20
PCI_GNT1/CP	CI_HS_LED	AE13
PCI_GNT2/CPC	CI_HS_ENUM	AF21
PCI_F	AST	AF22
PCI_INTA		AE21
PCI_REQ2		AB14
DLLOUT		AC22
PCI_AD0		AF7
PCI_AD1		AE10
PCI_/	AD2	AB10
PCI_/	AD3	AD10
PCI_/	AD4	AE9
PCI_/	AD5	AF8
PCI_/	AD6	AC10
PCI_/	AD7	AE11
PCI_/	AD8	AB11
PCI_/	AD9	AF10
PCI_A	D10	AF9
PCI_A	D11	AB12
PCI_A	D12	AC12
PCI_A	D13	AD12
PCI_A	D14	AF11
PCI_A	D15	AB13



Table 21. Pinout (continued)
--------------------	------------

Pin Name			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
PCI_A	D16	AE16	
PCI_A	AF17		
PCI_A	AD16		
PCI_A	D19	AC16	
PCI_A	D20	AF18	
PCI_A	D21	AB16	
PCI_A	D22	AD17	
PCI_A	D23	AF19	
PCI_A	D24	AB17	
PCI_A	D25	AF20	
PCI_A	D26	AE19	
PCI_A	D27	AC18	
PCI_A	AB18		
PCI_A	AD19		
PCI_A	AD21		
PCI_AD31		AC20	
PCI_CC	AE12		
PCI_C1	AF13		
PCI_C2/BE2		AC15	
PCI_C3	3/BE3	AE18	
IRQ0/NM	II_OUT	A17	
TRS	T ²	E21	
TC	K	B22	
ТМ	S	C23	
TD	1	B24	
TDO		A22	
TRI	S	B23	
PORESET ²	/PCI_RST	C24	
HRES	SET	D22	
SRES	SET	F22	
RSTC	ONF	A24	



Pin N			
MPC8272/MPC8248 and MPC8271/MPC8247	MPC8272/MPC8271 Only	Ball	
CLKI	N2	C21	
No con	nect ⁴	D19 ⁴ , J3 ⁴ , AD24 ⁵	
l/O po	ower	B4, F3, J2, N4, AD1, AD5, AE8, AC13, AD18, AB24, AB26, W23, R25, M25, F25, C25, C22, B17, B12, B8, E6, F6, H6, L5, L6, P6, T6, U6, V5, Y5, AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, E9	
Core F	ower	F5, K5, M5, AA5, AB7, AA13, AA19, AA21, Y22, AC25, U22, R22, L21, H22, E22, E20, E15, F13, F11, F8, L3, V4, W3, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, C10	
Grou	Ind	E19, E2, K1, Y2, AE1, AE4, AD9, AC14, AE17, AC19, AE25, V24, P26, M26, G26, E26, B21, C12, C11, C8, A8, B18, A18, A2, B1, B2, A5, C5, D4, D6, G2, L4, P1, R1, R4, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11,R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17	

Table 21. Pinout (continued)

¹ Must be tied to ground.

 2 Should be tied to VDDH via a 2K Ω external pull-up resistor.

³ The default configuration of the CPM pins (PA[8–31], PB[18–31], PC[0–1,4–29], PD[7–25, 29–31]) is input. To prevent excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.

⁴ This pin is not connected. It should be left floating.

⁵ Must be pulled down or left floating



Revision	Date	Substantive Changes
1.2	09/2005	 Added 133-MHz to the list of frequencies in the opening sentence of Section 6, "AC Electrical Characteristics". Added 133 MHz columns to Table 9, Table 11, Table 12, and Table 13. Added footnote 2 to Table 13. Added the conditions note directly above Table 12.
1.1	01/2005	Modification for correct display of assertion level ("overbar") for some signals
1.0	12/2004	 Section 1.1: Added 8:1 ratio to Internal CPM/bus clock multiplier values Section 2: removed voltage tracking note Table 3: Note 2 updated regarding VDD/VCCSYN relationship to VDDH during power-on reset Table 4: Updated VDD and VCCSYN to 1.425 V - 1.575 V Table 8: Note 2 updated to reflect VIH=2.5 for TCK, TRST, PORESET; request for external pull-up removed. Section 4.6: Updated description of layout practices Table 8: Note 3 added regarding IIC compatibility Table 8: Note 3 added regarding IIC compatibility Table 8: Note 3 added regarding IIC compatibility Table 9: updated PCI impedance to 27Ω, updated 60x and MEMC values and added note to reflect configurable impedance Section 6: Added sentence providing derating factor Section 6.1: added Note: Rise/Fall Time on CPM Input Pins Table 9: updated values for following specs: sp36b, sp37a, sp38a, sp39a, sp38b, sp40, sp41, sp42, sp43, sp42a Table 11: updated values for following specs: sp16a, sp16b, sp18a, sp18b, sp20, sp21, sp22 Section 6.2: added Spread spectrum clocking note Section 7: unit of ns added to Tval notes Section 7: unit of ns added to Tval notes Section 7: Updated all notes to reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz. Section 7: "Clock Configuration Modes": Updated all table footnotes reflect updated CPU Fmin of 150 MHz commercial temp devices, 175 MHz extended temp; CPM Fmin of 120 MHz. Section 7: Table 21: cornect superscript of footnote number after pin AD22 Table 21: remove DONE3 from PC12 Table 21: signals referring to TDMs C2 and D2 removed

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2002–2011 Freescale Semiconductor, Inc.

Document Number: MPC8272EC Rev. 3 09/2011



