



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc921fdh-518

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8-bit microcontrollers with two-clock 80C51 core

4. Block diagram



5.2 Pin description

Table 3:	Pin descri	-	
Symbol	Pin	Туре	Description
P0.0 to P0).7	I/O	Port 0: Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 8.12.1 "Port configurations" and Table 8 "DC electrical characteristics" for details.
			The Keypad Interrupt feature operates with Port 0 pins.
			All pins have Schmitt triggered inputs.
			Port 0 also provides various special functions as described below:
	1	I/O	P0.0 — Port 0 bit 0.
		0	CMP2 — Comparator 2 output.
		I	KBI0 — Keyboard input 0.
	20	I/O	P0.1 — Port 0 bit 1.
			CIN2B — Comparator 2 positive input B.
		I	KBI1 — Keyboard input 1.
	19	I/O	P0.2 — Port 0 bit 2.
		I	CIN2A — Comparator 2 positive input A.
		I	KBI2 — Keyboard input 2.
	18	I/O	P0.3 — Port 0 bit 3. High current source (P89LPC9221).
		I	CIN1B — Comparator 1 positive input B.
		Ι	KBI3 — Keyboard input 3.
	17	I/O	P0.4 — Port 0 bit 4. High current source (P89LPC9221).
		I	CIN1A — Comparator 1 positive input A.
		I	KBI4 — Keyboard input 4.
	16	I/O	P0.5 — Port 0 bit 5. High current source (P89LPC9221).
		I	CMPREF — Comparator reference (negative) input.
		I	KBI5 — Keyboard input 5.
	14	I/O	P0.6 — Port 0 bit 6. High current source (P89LPC9221).
		0	CMP1 — Comparator 1 output.
		Ι	KBI6 — Keyboard input 6.
	13	I/O	P0.7 — Port 0 bit 7. High current source (P89LPC9221).
		I/O	T1 — Timer/counter 1 external count input or overflow output.
		1	KBI7 — Keyboard input 7.

7. Special function registers

Remark: Special Function Registers (SFRs) accesses are restricted in the following ways:

- User must not attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
 - '-' Unless otherwise specified, **must** be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' **must** be written with '0', and will return a '0' when read.
 - '1' must be written with '1', and will return a '1' when read.

Table 4:Special function registers* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	ons and ad	dresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
	Bit a	ddress	E7	E6	E5	E4	E3	E2	E1	E0		
ACC*	Accumulator	E0H									00	0000000
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00[1]	000000x0
	Bit a	ddress	F7	F6	F5	F4	F3	F2	F1	F0		
B*	B register	F0H									00	0000000
BRGR0 ^[2]	Baud rate generator rate LOW	BEH									00	0000000
BRGR1 ^[2]	Baud rate generator rate HIGH	BFH									00	0000000
BRGCON	Baud rate generator control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00	xxxxxx00
CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00[1]	xx000000
CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00[1]	xx000000
DIVM	CPU clock divide-by-M control	95H									00	0000000
DPTR	Data pointer (2 bytes)											
DPH	Data pointer HIGH	83H									00	0000000
DPL	Data pointer LOW	82H									00	0000000
FMADRH	Program Flash address HIGH	E7H									00	0000000
FMADRL	Program Flash address LOW	E6H									00	0000000
FMCON	Program Flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111000
	Program Flash control (Write)	E4H	FMCMD. 7	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
FMDATA	Program Flash data	E5H									00	0000000
I2ADR	I ² C slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000000
	Bit a	ddress	DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I ² C control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x00000x0
I2DAT	I ² C data register	DAH										
I2SCLH	Serial clock generator/SCL duty cycle register HIGH	DDH									00	0000000

9397 750 -

P89LPC920/921/922/9221

10 of 46

Table 4:Special function registers...continued* indicates SFRs that are bit addressable.

0 14469	Name	Description	SFR	Bit function	ons and ad	dresses						Reset	value
			addr.	MSB							LSB	Hex	Binary
	I2SCLL	Serial clock generator/S duty cycle register LOW										00	00000000
	I2STAT	I ² C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	11111000
			Bit address	AF	AE	AD	AC	AB	AA	A9	A8		
	IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00 ^[1]	0000000
			Bit address	EF	EE	ED	EC	EB	EA	E9	E 8		
	IEN1*	Interrupt enable 1	E8H	-	EST	-	-	-	EC	EKBI	EI2C	00 ^[1]	00x0000
			Bit address	BF	BE	BD	BC	BB	BA	B9	B8		
	IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00 ^[1]	x0000000
	IP0H	Interrupt priority 0 HIGH	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00 ^[1]	x0000000
			Bit address	FF	FE	FD	FC	FB	FA	F9	F8		
	IP1*	Interrupt priority 1	F8H	-	PST	-	-	-	PC	PKBI	PI2C	00[1]	00x0000
	IP1H	Interrupt priority 1 HIGH	F7H	-	PSTH	-	-	-	PCH	PKBIH	PI2CH	00[1]	00x0000
	KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 ^[1]	xxxxxx00
	KBMASK	Keypad interrupt mask register	86H									00	00000000
	KBPATN	Keypad pattern register	93H									FF	11111111
			Bit address	87	86	85	84	83	82	81	80		
© X	P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0		[1]
Goninkli			Bit address	97	96	95	94	93	92	91	90		
Koninklijke Philips Electronics N.V. 2004. All rights reserv	P1*	Port 1	90H	-	-	RST	ĪNT1	ĪNT0/ SDA	T0/SCL	RXD	TXD		[1]
lectron			Bit address	B7	B6	B5	B4	B 3	B2	B1	B0		
ics N.V	P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2		[1]
/. 2004	P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF	11111111
. All rig	P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00	00000000
hts reserv	P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3 ^[1]	11x1xx11

9397 750 Product data

P89LPC920/921/922/9221

8. Functional description

Remark: Please refer to the *P89LPC920/921/922/9221 User's Manual* for a more detailed functional description.

8.1 Enhanced CPU

The P89LPC920/921/922/9221 uses an enhanced 80C51 CPU which runs at 6 times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

8.2 Clocks

8.2.1 Clock definitions

The P89LPC920/921/922/9221 device has several internal clocks as defined below:

OSCCLK — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see Figure 5) and can also be optionally divided to a slower frequency (see Section 8.7 "CPU Clock (CCLK) modification: DIVM register").

Note: fosc is defined as the OSCCLK frequency.

CCLK — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

RCCLK — The internal 7.373 MHz RC oscillator output.

PCLK — Clock for the various peripheral devices and is CCLK/2

8.2.2 CPU clock (OSCCLK)

The P89LPC920/921/922/9221 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the FLASH is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 12 MHz.

8.2.3 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

8.2.4 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

8.2.5 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V_{DD} has reached its specified level. When system power is removed V_{DD} will fall below

8.16.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

8.16.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

8.16.5 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

8.16.6 Timer overflow toggle output

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

8.17 Real-Time clock/system timer

The P89LPC920/921/922/9221 has a simple Real-Time clock that allows a user to continue running an accurate timer while the rest of the device is powered-down. The Real-Time clock can be a wake-up or an interrupt source. The Real-Time clock is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all '0's, the counter will be reloaded again and the RTCF flag will be set. The clock source for this counter can be either the CPU clock (CCLK) or the XTAL oscillator, provided that the XTAL oscillator is not being used as the CPU clock. If the XTAL oscillator is used as the CPU clock, then the RTC will use CCLK as its clock source. Only power-on reset will reset the Real-Time clock and its associated SFRs to the default state.

8.18 UART

The P89LPC920/921/922/9221 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC920/921/922/9221 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options.The UART can be operated in 4 modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

8.18.1 Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at $1/_{16}$ of the CPU clock frequency.

8.18.2 Mode 1

10 bits are transmitted (through TxD) or received (through RxD): a start bit (logical '0'), 8 data bits (LSB first), and a stop bit (logical '1'). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 8.18.5 "Baud rate generator and selection").

8.18.3 Mode 2

11 bits are transmitted (through TxD) or received (through RxD): start bit (logical '0'), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical '1'). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of '0' or '1'. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is not saved. The baud rate is programmable to either $\frac{1}{16}$ or $\frac{1}{32}$ of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


8.18.4 Mode 3

11 bits are transmitted (through TxD) or received (through RxD): a start bit (logical '0'), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical '1'). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 8.18.5 "Baud rate generator and selection").

8.18.5 Baud rate generator and selection

The P89LPC920/921/922/9221 enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see Figure 7). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is set. The independent Baud Rate Generator uses OSCCLK.



8.18.6 Framing error


Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is '1', framing errors can be made available in SCON.7 respectively. If SMOD0 is '0', SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is '0'.

8.19 I²C-bus serial interface


I²C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:

- Bidirectional data transfer between masters and slaves
- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I²C-bus may be used for test and diagnostic purposes.

A typical I²C-bus configuration is shown in Figure 8. The P89LPC920/921/922/9221 device provides a byte-oriented I²C-bus interface that supports data transfers up to 400 kHz.



8-bit microcontrollers with two-clock 80C51 core




8.20 Analog comparators

Two analog comparators are provided on the P89LPC920/921/922/9221. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in Figure 10. The comparators function to V_{DD} = 2.4 V.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

When a comparator is disabled the comparator's output, COx, goes HIGH. If the comparator output was LOW and then is disabled, the resulting transition of the comparator output from a LOW to HIGH state will set the comparator flag, CMFx. This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator flag, CMFx, after disabling the comparator.



8.20.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as V_{REF} , is 1.23 V ±10%.

8-bit microcontrollers with two-clock 80C51 core

8.22 Watchdog timer

The Watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz Watchdog oscillator. The Watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 11 shows the Watchdog timer in watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down, the watchdog is disabled. The Watchdog timer has a time-out period that ranges from a few μ s to a few seconds. Please refer to the *P89LPC920/921/922/9221* User's Manual for more details.




Fig 11. Watchdog timer in watchdog mode (WDTE = '1').

8.23 Additional features

8.23.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

8.23.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic '0' so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

9. Limiting values

Table 7:Limiting values^[1]

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T _{amb(bias)}	operating bias ambient temperature		-55	+125	°C
T _{stg}	storage temperature range		-65	+150	°C
V _{xtal}	voltage on XTAL1, XTAL2 pin to V_{SS}		-	V _{DD} + 0.5	V
V _n	voltage on any other pin to V_{SS}		-0.5	+5.5	V
I _{OH(I/O)}	HIGH-level output current per I/O pin, P89LPC9221	P0.3 to P0.7, P1.4, P1.6, P1.7	-	20	mA
		all other I/O pins	-	8	mA
	HIGH-level output current per I/O pin, P89LPC920/921/922		-	8	mA
I _{OL(I/O)}	LOW-level output current per I/O pin		-	20	mA
II/O(tot)(max)	maximum total I/O current, P89LPC9221		-	160	mA
	maximum total I/O current, P89LPC920/921/922		-	80	mA
P _{tot(pack)}	total power dissipation per package	based on package heat transfer, not device power consumption	-	1.5	W

[1] The following applies to Limiting values:

a) Stresses above those listed under Table 7 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in Table 8 "DC electrical characteristics", Table 9 "AC characteristics" and Table 10 "AC characteristics" of this specification are not implied.

b) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

Table 8: DC electrical characteristics...continued

 V_{DD} = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \circ C$ to +85 $\circ C$ for industrial, unless otherwise specified.

Parameter	Conditions				
T di di littoro	Conditions	Min	Typ ^[1]	Max	Unit
brownout trip voltage with BOV = '0', BOPD = '1'	2.4 V < V _{DD} < 3.6 V	2.40	-	2.70	V
bandgap reference voltage		1.11	1.23	1.34	V
bandgap temperature coefficient		-	10	20	ppm/°C
	BOV = '0', BOPD = '1' bandgap reference voltage	BOV = '0', BOPD = '1' bandgap reference voltage	BOV = '0', BOPD = '1' bandgap reference voltage 1.11	BOV = '0', BOPD = '1'bandgap reference voltage1.111.23	BOV = '0', BOPD = '1'bandgap reference voltage1.111.231.34

[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.

[2] The I_{DD(oper)}, I_{DD(idle)}, and I_{DD(PD)} specifications are measured using an external clock with the following functions disabled: comparators, brownout detect, and Watchdog timer.

[3] See Table 7 "Limiting values^[1]" on page 35 for steady state (non-transient) limits on I_{OL} or I_{OH} . If I_{OL}/I_{OH} exceeds the test condition, V_{OL}/V_{OH} may exceed the related specification.

- [4] Pin capacitance is characterized but not tested.
- [5] Measured with port in quasi-bidirectional mode.
- [6] Measured with port in high-impedance mode.

[7] Ports in quasi-bidirectional mode with weak pull-up (applies to all port pins with pull-ups). Does not apply to open-drain pins.

[8] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from '1' to '0'. This current is highest when V_{IN} is approximately 2 V.

11. Dynamic characteristics

Table 9:AC characteristics

 V_{DD} = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$ to +85 $\degree C$ for industrial, unless otherwise specified.^[1]

Symbol	Parameter	Conditions	Variable	clock	$f_{osc} = 1$	Unit	
			Min	Max	Min	Max	
f _{RCOSC}	internal RC oscillator frequency (nominal f = 7.3728 MHz)	trimmed to ±1% at T _{amb} = 25 °C	7.189	7.557	7.189	7.557	MHz
f _{WDOSC}	internal Watchdog oscillator frequency (nominal f = 400 kHz)		320	520	320	520	kHz
f _{osc}	oscillator frequency		0	12	-	-	MHz
t _{CLCL}	clock cycle	see Figure 13	83	-	-	-	ns
f _{CLKP}	CLKLP active frequency		0	8	-	-	MHz
Glitch filt	er						
	glitch rejection, P1.5/RST pin		-	50	-	50	ns
	signal acceptance, P1.5/RST pin		125	-	125	-	ns
	glitch rejection, any pin except P1.5/RST		-	15	-	15	ns
	signal acceptance, any pin except P1.5/RST		50	-	50	-	ns
External	clock						
t _{CHCX}	HIGH time	see Figure 13	33	$t_{CLCL} - t_{CLCX}$	33	-	ns
t _{CLCX}	LOW time	see Figure 13	33	t _{CLCL} – t _{CHCX}	33	-	ns
t _{CLCH}	rise time	see Figure 13	-	8	-	8	ns
t _{CHCL}	fall time	see Figure 13	-	8	-	8	ns
Shift regi	ster (UART mode 0)						
t _{XLXL}	serial port clock cycle time		16 t _{CLCL}	-	1333	-	ns
t _{QVXH}	output data set-up to clock rising edge		13 t _{CLCL}	-	1083	-	ns
t _{XHQX}	output data hold after clock rising edge		-	t _{CLCL} + 20	-	103	ns
t _{XHDX}	input data hold after clock rising edge		-	0	-	0	ns
t _{DVXH}	input data valid to clock rising edge		150	-	150	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

8-bit microcontrollers with two-clock 80C51 core




Fig 12. Shift register mode timing.





Table 11: AC characteristics, ISP entry mode

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 $T_{amb} = -40 \circ C$ to +85 $\circ C$ for industrial, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{VR}	$\overline{\text{RST}}$ delay from V _{DD} active		50	-	-	μs
t _{RH}	RST HIGH time		1	-	32	μs
t _{RL}	RST LOW time		1	-	-	μs



12. Comparator electrical characteristics

Table 12: Comparator electrical characteristics

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 $T_{amb} = -40 \circ C$ to +85 $\circ C$ for industrial, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IO}	offset voltage comparator inputs		-	-	±20	mV
V _{CR}	common mode range comparator inputs		0	-	$V_{DD}-0.3$	V
CMRR	common mode rejection ratio		[1] _	-	-50	dB
	response time		-	250	500	ns
	comparator enable to output valid		-	-	10	μs
I _{IL}	input leakage current, comparator	$0 < V_{IN} < V_{DD}$	-	-	±10	μΑ

[1] This parameter is characterized, but not tested in production.

8-bit microcontrollers with two-clock 80C51 core

14. Revision history

Table	13: Rev	ision history	
Rev	Date	CPCN	Description
08	8 20041215 -		Product data (9397 750 14469)
			Modification:
			 Added 18 MHz information.
07	20041203	; -	Product data (9397 750 14251)
06	20031121	-	Product data (9397 750 12285); ECN 853-2403 01-A14557 of 18 November 2003
05	20031007	· -	Product data (9397 750 12121); ECN 853-2403 30391 of 30 September 2003
04	20030909) -	Product data (9397 750 11945); ECN 853-2403 30305 of 5 September 2003
03	20030811	-	Preliminary data (9397 750 11786)
02	20030522	-	Objective data (9397 750 11532)
01	20030505	; -	Preliminary data (9397 750 11387)

8-bit microcontrollers with two-clock 80C51 core

15. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

16. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

17. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

18. Licenses

Purchase of Philips I²C components



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Contact information

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.

9397 750 14469

8-bit microcontrollers with two-clock 80C51 core

Contents

1	General description	. 1	8.1
2	Features	. 1	8.1
2.1	Principal features	. 1	8.1
2.2	Additional features		8.1
3	Ordering information	. 3	8.1
3.1	Ordering options		8.1
4	Block diagram		8.1
-	-		8.1
5	Pinning information		8.1 8.1
5.1	Pinning		o. 1 8.1
5.2	Pin description		8.1
6	Logic symbol		8.1
7	Special function registers	. 9	0.1
8	Functional description	14	8.1
8.1	Enhanced CPU	14	
8.2	Clocks	14	8.1
8.2.1	Clock definitions		8.2
8.2.2	CPU clock (OSCCLK)		8.2
8.2.3	Low speed oscillator option	14	8.2
8.2.4	Medium speed oscillator option	14	8.2
8.2.5	High speed oscillator option	14	8.2
8.2.6	Clock output	15	8.2
8.3	On-chip RC oscillator option		8.2
8.4	Watchdog oscillator option		8.2
8.5	External clock input option		8.2
8.6	CPU Clock (CCLK) wake-up delay		8.2
8.7	CPU Clock (CCLK) modification: DIVM register		8.2
8.8	Low power select	17	8.2
8.9	Memory organization		8.2
8.10	Data RAM arrangement		
8.11		18	8.2
8.11.1	External interrupt inputs		8.2
8.12	I/O ports		9
8.12.1	Port configurations	19	10
8.12.2	Quasi-bidirectional output configuration		11
8.12.3	Open-drain output configuration.		
8.12.4	Input-only configuration		12
8.12.5	Push-pull output configuration		13
8.12.6	Port 0 analog functions		14
8.12.7 8.13	Additional port features		15
8.13.1	Brownout detection		16
8.13.1	Power-on detection		17
8.14	Power reduction modes		
8.14.1	Idle mode	22	18
8.14.1	Power-down mode		
8.14.2 8.14.3	Total Power-down mode		
8.15	Reset		
8.15.1	Reset vector		
8.16	Timers/counters 0 and 1		
8.16.1	Mode 0		
8.16.2	Mode 1		
8.16.3	Mode 2		
8.16.4	Mode 3		
2		- ·	

© Koninklijke Philips Electronics N.V. 2004. Printed in the U.S.A.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 December 2004

8.16.5	Mode 6
8.16.6	Timer overflow toggle output
8.17	Real-Time clock/system timer
8.18	UART 24
8.18.1	Mode 0
8.18.2	Mode 1
8.18.3	Mode 2
8.18.4	Mode 3
8.18.5	Baud rate generator and selection
8.18.6	Framing error
8.18.7	Break detect
8.18.8	Double buffering
8.18.9	Transmit interrupts with double buffering
	enabled (Modes 1, 2 and 3)
8.18.10	The 9 th bit (bit 8) in double buffering (Modes 1, 2 and
	3)
8.19	I ² C-bus serial interface
8.20	Analog comparators
8.20.1	Internal reference voltage
8.20.2	Comparator interrupt
8.20.3	Comparators and power reduction modes
8.21	Keypad interrupt (KBI)
8.22	Watchdog timer
8.23	Additional features
8.23.1	Software reset
8.23.2	Dual data pointers
8.24 8.24.1	Flash program memory
8.24.1 8.24.2	General description
8.24.2 8.24.3	Features
0.24.3	the P89LPC920/921/922/9221
8.25	User configuration bytes
8.25 8.26	User sector security bytes
9	Limiting values 35
10	Static characteristics 36
11	Dynamic characteristics 38
12	Comparator electrical characteristics
13	Package outline
14	Revision history 44
15	Data sheet status 45
16	Definitions 45
17	Disclaimers 45
18	Licenses



Let's make things better.