



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 18MHz   |
| Connectivity               | I <sup>2</sup> C, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, LED, POR, PWM, WDT  |
| Number of I/O              | 18  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 20-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 20-DIP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9221fn-112">https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9221fn-112</a> |

### 3. Ordering information

**Table 1: Ordering information**

| Type number   | Package |  |          |
|---------------|---------|--|----------|
|               | Name    | Description  | Version  |
| P89LPC920FDH  | TSSOP20 | plastic thin shrink small outline package; 20 leads; body width 4.4 mm | SOT360-1 |
| P89LPC921FDH  | TSSOP20 | plastic thin shrink small outline package; 20 leads; body width 4.4 mm | SOT360-1 |
| P89LPC922FDH  | TSSOP20 | plastic thin shrink small outline package; 20 leads; body width 4.4 mm | SOT360-1 |
| P89LPC922FN   | DIP20   | plastic dual in-line package; 20 leads (300 mil)                       | SOT146-1 |
| P89LPC9221FN  | DIP20   | plastic dual in-line package; 20 leads (300 mil)                       | SOT146-1 |
| P89LPC9221FDH | TSSOP20 | plastic thin shrink small outline package; 20 leads; body width 4.4 mm | SOT360-1 |


#### 3.1 Ordering options

**Table 2: Part options**


| Type number   | Flash memory | Temperature range | Frequency       |
|---------------|--------------|-------------------|-----------------|
| P89LPC920FDH  | 2 kB         | −40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC921FDH  | 4 kB         | −40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC922FDH  | 8 kB         | −40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC922FN   | 8 kB         | −40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9221FN  | 8 kB         | −40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9221FDH | 8 kB         | −40 °C to +85 °C  | 0 MHz to 18 MHz |

## 5. Pinning information

### 5.1 Pinning



**Fig 2. TSSOP20 pin configuration.**



**Fig 3. DIP20 pin configuration.**

## 5.2 Pin description

Table 3: Pin description

| Symbol       | Pin | Type | Description  |
|--------------|-----|------|--|
| P0.0 to P0.7 |     | I/O  | <p><b>Port 0:</b> Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 8.12.1 "Port configurations"</a> and <a href="#">Table 8 "DC electrical characteristics"</a> for details.</p> <p>The Keypad Interrupt feature operates with Port 0 pins.</p> <p>All pins have Schmitt triggered inputs.</p> <p>Port 0 also provides various special functions as described below:</p> |
| 1            |     | I/O  | <b>P0.0</b> — Port 0 bit 0.  |
|              |     | O    | <b>CMP2</b> — Comparator 2 output.   |
|              |     | I    | <b>KBi0</b> — Keyboard input 0.  |
| 20           |     | I/O  | <b>P0.1</b> — Port 0 bit 1.  |
|              |     | I    | <b>CIN2B</b> — Comparator 2 positive input B.  |
|              |     | I    | <b>KBi1</b> — Keyboard input 1.  |
| 19           |     | I/O  | <b>P0.2</b> — Port 0 bit 2.  |
|              |     | I    | <b>CIN2A</b> — Comparator 2 positive input A.  |
|              |     | I    | <b>KBi2</b> — Keyboard input 2.  |
| 18           |     | I/O  | <b>P0.3</b> — Port 0 bit 3. <b>High current source (P89LPC9221).</b>   |
|              |     | I    | <b>CIN1B</b> — Comparator 1 positive input B.  |
|              |     | I    | <b>KBi3</b> — Keyboard input 3.  |
| 17           |     | I/O  | <b>P0.4</b> — Port 0 bit 4. <b>High current source (P89LPC9221).</b>   |
|              |     | I    | <b>CIN1A</b> — Comparator 1 positive input A.  |
|              |     | I    | <b>KBi4</b> — Keyboard input 4.  |
| 16           |     | I/O  | <b>P0.5</b> — Port 0 bit 5. <b>High current source (P89LPC9221).</b>   |
|              |     | I    | <b>CMPREF</b> — Comparator reference (negative) input.   |
|              |     | I    | <b>KBi5</b> — Keyboard input 5.  |
| 14           |     | I/O  | <b>P0.6</b> — Port 0 bit 6. <b>High current source (P89LPC9221).</b>   |
|              |     | O    | <b>CMP1</b> — Comparator 1 output.   |
|              |     | I    | <b>KBi6</b> — Keyboard input 6.  |
| 13           |     | I/O  | <b>P0.7</b> — Port 0 bit 7. <b>High current source (P89LPC9221).</b>   |
|              |     | I/O  | <b>T1</b> — Timer/counter 1 external count input or overflow output.   |
|              |     | I    | <b>KBi7</b> — Keyboard input 7.  |

**Table 4: Special function registers...continued**

\* indicates SFRs that are bit addressable.

| Name        | Description                             | SFR<br>addr. | Bit functions and addresses |          |         |          |          |          |          |          | Reset value          |                |
|-------------|---|--------------|-----------------------------|----------|---------|----------|----------|----------|----------|----------|----------------------|----------------|
|             |   |              | MSB                         |          |         |          | LSB      |          |          |          | Hex                  | Binary         |
| P1M2        | Port 1 output mode 2                    | 92H          | (P1M2.7)                    | (P1M2.6) | -       | (P1M2.4) | (P1M2.3) | (P1M2.2) | (P1M2.1) | (P1M2.0) | 00 <sup>[1]</sup>    | 00x0xx00       |
| P3M1        | Port 3 output mode 1                    | B1H          | -                           | -        | -       | -        | -        | -        | (P3M1.1) | (P3M1.0) | 03 <sup>[1]</sup>    | xxxxxx11       |
| P3M2        | Port 3 output mode 2                    | B2H          | -                           | -        | -       | -        | -        | -        | (P3M2.1) | (P3M2.0) | 00 <sup>[1]</sup>    | xxxxxx00       |
| PCON        | Power control register                  | 87H          | SMOD1                       | SMOD0    | BOPD    | BOI      | GF1      | GF0      | PMOD1    | PMOD0    | 00                   | 00000000       |
| PCONA       | Power control register A                | B5H          | RTCPD                       | -        | VCPD    | -        | I2PD     | -        | SPD      | -        | 00 <sup>[1]</sup>    | 00000000       |
| Bit address |   |              | D7                          | D6       | D5      | D4       | D3       | D2       | D1       | D0       |                      |                |
| PSW*        | Program status word                     | D0H          | CY                          | AC       | F0      | RS1      | RS0      | OV       | F1       | P        | 00H                  | 00000000       |
| PT0AD       | Port 0 digital input disable            | F6H          | -                           | -        | PT0AD.5 | PT0AD.4  | PT0AD.3  | PT0AD.2  | PT0AD.1  | -        | 00H                  | xx00000x       |
| RSTSRC      | Reset source register                   | DFH          | -                           | -        | BOF     | POF      | R_BK     | R_WD     | R_SF     | R_EX     |                      | <sup>[3]</sup> |
| RTCCON      | Real-time clock control                 | D1H          | RTCF                        | RTCS1    | RTCS0   | -        | -        | -        | ERTC     | RTCEN    | 60 <sup>[1][6]</sup> |                |
| RTCH        | Real-time clock register<br>HIGH        | D2H          |                             |          |         |          |          |          |          |          | 00 <sup>[6]</sup>    | 00000000       |
| RTCL        | Real-time clock register LOW            | D3H          |                             |          |         |          |          |          |          |          | 00 <sup>[6]</sup>    | 00000000       |
| SADDR       | Serial port address register            | A9H          |                             |          |         |          |          |          |          |          | 00                   | 00000000       |
| SADEN       | Serial port address enable              | B9H          |                             |          |         |          |          |          |          |          | 00                   | 00000000       |
| SBUF        | Serial Port data buffer<br>register     | 99H          |                             |          |         |          |          |          |          |          | xx                   | xxxxxxxx       |
| Bit address |   |              | 9F                          | 9E       | 9D      | 9C       | 9B       | 9A       | 99       | 98       |                      |                |
| SCON*       | Serial port control                     | 98H          | SM0/FE                      | SM1      | SM2     | REN      | TB8      | RB8      | TI       | RI       | 00                   | 00000000       |
| SSTAT       | Serial port extended status<br>register | BAH          | DBMOD                       | INTLO    | CIDIS   | DBISEL   | FE       | BR       | OE       | STINT    | 00                   | 00000000       |
| SP          | Stack pointer                           | 81H          |                             |          |         |          |          |          |          |          | 07                   | 00000111       |
| TAMOD       | Timer 0 and 1 auxiliary mode            | 8FH          | -                           | -        | -       | T1M2     | -        | -        | -        | T0M2     | 00                   | xxx0xxx0       |
| Bit address |   |              | 8F                          | 8E       | 8D      | 8C       | 8B       | 8A       | 89       | 88       |                      |                |
| TCON*       | Timer 0 and 1 control                   | 88H          | TF1                         | TR1      | TF0     | TR0      | IE1      | IT1      | IE0      | IT0      | 00                   | 00000000       |
| TH0         | Timer 0 HIGH                            | 8CH          |                             |          |         |          |          |          |          |          | 00                   | 00000000       |
| TH1         | Timer 1 HIGH                            | 8DH          |                             |          |         |          |          |          |          |          | 00                   | 00000000       |
| TL0         | Timer 0 LOW                             | 8AH          |                             |          |         |          |          |          |          |          | 00                   | 00000000       |
| TL1         | Timer 1 LOW                             | 8BH          |                             |          |         |          |          |          |          |          | 00                   | 00000000       |
| TMOD        | Timer 0 and 1 mode                      | 89H          | T1GATE                      | T1C/T    | T1M1    | T1M0     | T0GATE   | T0C/T    | T0M1     | T0M0     | 00                   | 00000000       |

## 8. Functional description

**Remark:** Please refer to the *P89LPC920/921/922/9221 User's Manual* for a more detailed functional description.

### 8.1 Enhanced CPU

The P89LPC920/921/922/9221 uses an enhanced 80C51 CPU which runs at 6 times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

### 8.2 Clocks

#### 8.2.1 Clock definitions

The P89LPC920/921/922/9221 device has several internal clocks as defined below:

**OSCCLK** — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see Figure 5) and can also be optionally divided to a slower frequency (see Section 8.7 “CPU Clock (CCLK) modification: DIVM register”).

**Note:**  $f_{osc}$  is defined as the OSCCLK frequency.

**CCLK** — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

**RCCLK** — The internal 7.373 MHz RC oscillator output.

**PCLK** — Clock for the various peripheral devices and is CCLK/2

#### 8.2.2 CPU clock (OSCCLK)

The P89LPC920/921/922/9221 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the FLASH is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 12 MHz.

#### 8.2.3 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

#### 8.2.4 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

#### 8.2.5 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration. **When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until  $V_{DD}$  has reached its specified level. When system power is removed  $V_{DD}$  will fall below**

P1.2 (SCL/T0) and P1.3 (SDA/ $\overline{\text{INT0}}$ ) may only be configured to be either input-only or open-drain.

#### 8.12.2 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC920/921/922/9221 is a 3 V device, but the pins are 5 V-tolerant. In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to  $V_{DD}$ , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

#### 8.12.3 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic '0'. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to  $V_{DD}$ .

An open-drain port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

#### 8.12.4 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt-triggered input that also has a glitch suppression circuit.

#### 8.12.5 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic '1'. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt-triggered input that also has a glitch suppression circuit. The P89LPC9221 device has high source current on eight pins in push-pull mode. See [Table 8 "DC electrical characteristics"](#).

#### 8.12.6 Port 0 analog functions

The P89LPC920/921/922/9221 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high impedance) mode as described in [Section 8.12.4](#).

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD1:5 defaults to '0's to enable digital functions.

#### 8.14.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

#### 8.14.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC920/921/922/9221 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the RAM keep-alive voltage  $V_{RAM}$ . This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after  $V_{DD}$  has been lowered to  $V_{RAM}$ , therefore it is highly recommended to wake up the processor via reset in this case.  $V_{DD}$  must be raised to within the operating range before the Power-down mode is exited.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during Power-down. These include: Brownout detect, Watchdog Timer, Comparators (note that Comparators can be powered-down separately), and Real-Time Clock (RTC)/System Timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock AND the RTC is enabled.

#### 8.14.3 Total Power-down mode

This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock **and** the RTC is enabled. If the internal RC oscillator is used to clock the RTC during Power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the Real-Time Clock running during Power-down.

### 8.15 Reset

The P1.5/ $\overline{RST}$  pin can function as either an active-LOW reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to '1', enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

**Remark:** During a power-up sequence, the RPE selection is overridden and this pin will always function as a reset input. **An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset.** After power-up this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

**Remark:** During a power cycle,  $V_{DD}$  must fall below  $V_{POR}$  (see [Table 8 "DC electrical characteristics" on page 36](#)) before power is reapplied, in order to ensure a power-on reset.

Reset can be triggered from the following sources:



- External reset pin (during power-up or if user configured via UCFG1). This option must be used for an oscillator frequency above 12 MHz);
- Power-on detect;
- Brownout detect;
- Watchdog Timer;
- Software reset;
- UART break character detect reset.

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a '0' to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

#### 8.15.1 Reset vector

Following reset, the P89LPC920/921/922/9221 will fetch instructions from either address 0000h or the Boot address. The Boot address is formed by using the Boot Vector as the high byte of the address and the low byte of the address = 00h.

The Boot address will be used if a UART break reset occurs, or the non-volatile Boot Status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see *P89LPC920/921/922/9221 User's Manual*). Otherwise, instructions will be fetched from address 0000H.

### 8.16 Timers/counters 0 and 1

The P89LPC920/921/922/9221 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

#### 8.16.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

#### 8.16.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

#### 8.18.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.

#### 8.18.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be written to SBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = '0'), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = '0').

#### 8.18.9 Transmit interrupts with double buffering enabled (Modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated when the double buffer is ready to receive new data.

#### 8.18.10 The 9<sup>th</sup> bit (bit 8) in double buffering (Modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as long as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until the bit is shifted out, as indicated by the Tx interrupt.

If double buffering is enabled, TB8 **must** be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data.

## 8.20 Analog comparators

Two analog comparators are provided on the P89LPC920/921/922/9221. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in Figure 10. The comparators function to  $V_{DD} = 2.4$  V.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

When a comparator is disabled the comparator's output, COx, goes HIGH. If the comparator output was LOW and then is disabled, the resulting transition of the comparator output from a LOW to HIGH state will set the comparator flag, CMFx. This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator flag, CMFx, after disabling the comparator.





Fig 10. Comparator input and output connections.

### 8.20.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as  $V_{REF}$ , is  $1.23\text{ V} \pm 10\%$ .

## 8.22 Watchdog timer

The Watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz Watchdog oscillator. The Watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 11 shows the Watchdog timer in watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down, the watchdog is disabled. The Watchdog timer has a time-out period that ranges from a few  $\mu$ s to a few seconds. Please refer to the *P89LPC920/921/922/9221 User's Manual* for more details.



(1) Watchdog reset can also be caused by an invalid feed sequence, or by writing to WDCON not immediately followed by a feed sequence.

Fig 11. Watchdog timer in watchdog mode (WDTE = '1').

## 8.23 Additional features

### 8.23.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

### 8.23.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic '0' so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

and Boot Status Bit. After programming the Flash, the Boot Status Bit should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

**In-System Programming (ISP):** In-System Programming is performed without removing the microcontroller from the system. The In-System Programming facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC920/921/922/9221 through the serial port. This firmware is provided by Philips and embedded within each P89LPC920/921/922/9221 device. The Philips In-System Programming facility has made in-system programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins ( $V_{DD}$ ,  $V_{SS}$ , TXD, RXD, and  $\overline{RST}$ ). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

**In-Application Programming (IAP):** Several In-Application Programming (IAP) calls are available for use by an application program to permit selective erasing and programming of Flash sectors, pages, security bits, configuration bytes, and device identification. All calls are made through a common interface, PGM\_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FF00H. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

**In-Circuit Programming (ICP):** In-Circuit Programming is a method intended to allow commercial programmers to program and erase these devices without removing the microcontroller from the system. The In-Circuit Programming facility consists of a series of internal hardware resources to facilitate remote programming of the P89LPC920/921/922/9221 through a two-wire serial interface. Philips has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins ( $V_{DD}$ ,  $V_{SS}$ , P0.5, P0.4, and  $\overline{RST}$ ). Only a small connector needs to be available to interface your application to an external programmer in order to use this feature.

## 8.25 User configuration bytes

A number of user-configurable features of the P89LPC920/921/922/9221 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the Flash byte UCFG1. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

## 8.26 User sector security bytes

There are two/four/eight User Sector Security Bytes, each corresponding to one sector. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

## 9. Limiting values

**Table 7: Limiting values**<sup>[1]</sup>

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol                     | Parameter  | Conditions   | Min  | Max                   | Unit |
|----------------------------|--|--|------|-----------------------|------|
| $T_{\text{amb(bias)}}$     | operating bias ambient temperature                       |  | -55  | +125                  | °C   |
| $T_{\text{stg}}$           | storage temperature range                                |  | -65  | +150                  | °C   |
| $V_{\text{xtal}}$          | voltage on XTAL1, XTAL2 pin to $V_{\text{SS}}$           |  | -    | $V_{\text{DD}} + 0.5$ | V    |
| $V_{\text{n}}$             | voltage on any other pin to $V_{\text{SS}}$              |  | -0.5 | +5.5                  | V    |
| $I_{\text{OH(I/O)}}$       | HIGH-level output current per I/O pin, P89LPC9221        | P0.3 to P0.7, P1.4, P1.6, P1.7                               | -    | 20                    | mA   |
|                            |  | all other I/O pins   | -    | 8                     | mA   |
|                            | HIGH-level output current per I/O pin, P89LPC920/921/922 |  | -    | 8                     | mA   |
| $I_{\text{OL(I/O)}}$       | LOW-level output current per I/O pin                     |  | -    | 20                    | mA   |
| $I_{\text{I/O(tot)(max)}}$ | maximum total I/O current, P89LPC9221                    |  | -    | 160                   | mA   |
|                            | maximum total I/O current, P89LPC920/921/922             |  | -    | 80                    | mA   |
| $P_{\text{tot(pack)}}$     | total power dissipation per package                      | based on package heat transfer, not device power consumption | -    | 1.5                   | W    |

[1] The following applies to Limiting values:

- Stresses above those listed under **Table 7** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in **Table 8 "DC electrical characteristics"**, **Table 9 "AC characteristics"** and **Table 10 "AC characteristics"** of this specification are not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{\text{SS}}$  unless otherwise noted.

## 10. Static characteristics

**Table 8: DC electrical characteristics**

$V_{DD} = 2.4\text{ V}$  to  $3.6\text{ V}$  unless otherwise specified.

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  for industrial, unless otherwise specified.

| Symbol           | Parameter   | Conditions   | Min            | Typ <sup>[1]</sup> | Max         | Unit                    |
|------------------|---|--|----------------|--------------------|-------------|-------------------------|
| $I_{DD(oper)}$   | power supply current, operating   | 3.6 V; 12 MHz  | [2] -          | 9                  | 15          | mA                      |
|                  |   | 3.6 V; 18 MHz  | [2] -          | 11.5               | 20          | mA                      |
| $I_{DD(idle)}$   | power supply current, Idle mode   | 3.6 V; 12 MHz  | [2] -          | 3.25               | 5           | mA                      |
|                  |   | 3.6 V; 18 MHz  | [2] -          | 5                  | 7           | mA                      |
| $I_{DD(PD)}$     | power supply current, Power-down mode, voltage comparators powered-down   | 3.6 V  | [2] -          | 55                 | 80          | $\mu\text{A}$           |
| $I_{DD(TPD)}$    | power supply current, Total Power-down mode                               | 3.6 V  | [2] -          | 1                  | 5           | $\mu\text{A}$           |
| $(dV_{DD}/dt)_r$ | $V_{DD}$ rise rate  |  | -              | -                  | 2           | $\text{mV}/\mu\text{s}$ |
| $(dV_{DD}/dt)_f$ | $V_{DD}$ fall rate  |  | -              | -                  | 50          | $\text{mV}/\mu\text{s}$ |
| $V_{POR}$        | Power-on reset detect voltage   |  | -              | -                  | 0.2         | V                       |
| $V_{RAM}$        | RAM keep-alive voltage  |  | 1.5            | -                  | -           | V                       |
| $V_{th(HL)}$     | negative-going threshold voltage  | except SCL, SDA  | $0.22V_{DD}$   | $0.4V_{DD}$        | -           | V                       |
| $V_{IL}$         | LOW-level input voltage   | SCL, SDA only  | -0.5           | -                  | $0.3V_{DD}$ | V                       |
| $V_{th(LH)}$     | positive-going threshold voltage  | except SCL, SDA  | -              | $0.6V_{DD}$        | $0.7V_{DD}$ | V                       |
| $V_{IH}$         | HIGH-level input voltage  | SCL, SDA only  | $0.7V_{DD}$    | -                  | 5.5         | V                       |
| $V_{hys}$        | hysteresis voltage  | Port 1   | -              | $0.2V_{DD}$        | -           | V                       |
| $V_{OL}$         | LOW-level output voltage; all ports, all modes except Hi-Z <sup>[3]</sup> | $I_{OL} = 20\text{ mA}$  | -              | 0.6                | 1.0         | V                       |
|                  |   | $I_{OL} = 3.2\text{ mA}$   | -              | 0.2                | 0.3         | V                       |
| $V_{OH}$         | HIGH-level output voltage   | $I_{OH} = -20\text{ mA}$ ; push-pull mode P0.3 to P0.7, P1.4, P1.6, P1.7 | $0.8V_{DD}$    | -                  | -           | V                       |
|                  |   | $I_{OH} = -3.2\text{ mA}$ ; push-pull mode, all other ports              | $V_{DD} - 0.7$ | $V_{DD} - 0.4$     | -           | V                       |
|                  |   | $I_{OH} = -20\text{ }\mu\text{A}$ ; quasi-bidirectional mode, all ports  | $V_{DD} - 0.3$ | $V_{DD} - 0.2$     | -           | V                       |
| $C_{ig}$         | input/output pin capacitance  |  | [4] -          | -                  | 15          | pF                      |
| $I_{IL}$         | logical 0 input current, all ports  | $V_{IN} = 0.4\text{ V}$  | [5] -          | -                  | -80         | $\mu\text{A}$           |
| $I_{LI}$         | input leakage current, all ports  | $V_{IN} = V_{IL}$ or $V_{IH}$  | [6] -          | -                  | $\pm 10$    | $\mu\text{A}$           |
| $I_{TL}$         | logical 1-to-0 transition current, all ports                              | $V_{IN} = 2.0\text{ V}$ at $V_{DD} = 3.6\text{ V}$                       | [7], [8] -30   | -                  | -450        | $\mu\text{A}$           |
| $R_{RST}$        | internal reset pull-up resistor   |  | 10             | -                  | 30          | $\text{k}\Omega$        |

**Table 8: DC electrical characteristics...continued** $V_{DD} = 2.4\text{ V to }3.6\text{ V unless otherwise specified.}$  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C for industrial, unless otherwise specified.}$ 

| Symbol           | Parameter   | Conditions                             | Min  | Typ <sup>[1]</sup> | Max  | Unit                    |
|------------------|---|--|------|--------------------|------|-------------------------|
| $V_{BO}$         | brownout trip voltage with<br>BOV = '0', BOPD = '1' | $2.4\text{ V} < V_{DD} < 3.6\text{ V}$ | 2.40 | -                  | 2.70 | V                       |
| $V_{REF}$        | bandgap reference voltage                           |  | 1.11 | 1.23               | 1.34 | V                       |
| $TC_{(V_{REF})}$ | bandgap temperature coefficient                     |  | -    | 10                 | 20   | ppm/ $^{\circ}\text{C}$ |

[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.

[2] The  $I_{DD(oper)}$ ,  $I_{DD(idle)}$ , and  $I_{DD(PD)}$  specifications are measured using an external clock with the following functions disabled: comparators, brownout detect, and Watchdog timer.

[3] See Table 7 "Limiting values<sup>[1]</sup>" on page 35 for steady state (non-transient) limits on  $I_{OL}$  or  $I_{OH}$ . If  $I_{OL}/I_{OH}$  exceeds the test condition,  $V_{OL}/V_{OH}$  may exceed the related specification.

[4] Pin capacitance is characterized but not tested.

[5] Measured with port in quasi-bidirectional mode.

[6] Measured with port in high-impedance mode.

[7] Ports in quasi-bidirectional mode with weak pull-up (applies to all port pins with pull-ups). Does not apply to open-drain pins.

[8] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from '1' to '0'. This current is highest when  $V_{IN}$  is approximately 2 V.



## 11. Dynamic characteristics

**Table 9: AC characteristics**

$V_{DD} = 2.4\text{ V}$  to  $3.6\text{ V}$  unless otherwise specified.

$T_{amb} = -40\text{ °C}$  to  $+85\text{ °C}$  for industrial, unless otherwise specified.<sup>[1]</sup>

| Symbol                              | Parameter  | Conditions                                       | Variable clock |                       | $f_{osc} = 12\text{ MHz}$ |       | Unit |
|-------------------------------------|--|--|----------------|-----------------------|---------------------------|-------|------|
|                                     |  |  | Min            | Max                   | Min                       | Max   |      |
| $f_{RCOSC}$                         | internal RC oscillator frequency (nominal $f = 7.3728\text{ MHz}$ )    | trimmed to $\pm 1\%$ at $T_{amb} = 25\text{ °C}$ | 7.189          | 7.557                 | 7.189                     | 7.557 | MHz  |
| $f_{WDOSC}$                         | internal Watchdog oscillator frequency (nominal $f = 400\text{ kHz}$ ) |  | 320            | 520                   | 320                       | 520   | kHz  |
| $f_{osc}$                           | oscillator frequency   |  | 0              | 12                    | -                         | -     | MHz  |
| $t_{CLCL}$                          | clock cycle  | see Figure 13                                    | 83             | -                     | -                         | -     | ns   |
| $f_{CLKP}$                          | CLKLP active frequency   |  | 0              | 8                     | -                         | -     | MHz  |
| <b>Glitch filter</b>                |  |  |                |                       |                           |       |      |
|                                     | glitch rejection, P1.5/ $\overline{RST}$ pin                           |  | -              | 50                    | -                         | 50    | ns   |
|                                     | signal acceptance, P1.5/ $\overline{RST}$ pin                          |  | 125            | -                     | 125                       | -     | ns   |
|                                     | glitch rejection, any pin except P1.5/ $\overline{RST}$                |  | -              | 15                    | -                         | 15    | ns   |
|                                     | signal acceptance, any pin except P1.5/ $\overline{RST}$               |  | 50             | -                     | 50                        | -     | ns   |
| <b>External clock</b>               |  |  |                |                       |                           |       |      |
| $t_{CHCX}$                          | HIGH time  | see Figure 13                                    | 33             | $t_{CLCL} - t_{CLCX}$ | 33                        | -     | ns   |
| $t_{CLCX}$                          | LOW time   | see Figure 13                                    | 33             | $t_{CLCL} - t_{CHCX}$ | 33                        | -     | ns   |
| $t_{CLCH}$                          | rise time  | see Figure 13                                    | -              | 8                     | -                         | 8     | ns   |
| $t_{CHCL}$                          | fall time  | see Figure 13                                    | -              | 8                     | -                         | 8     | ns   |
| <b>Shift register (UART mode 0)</b> |  |  |                |                       |                           |       |      |
| $t_{XLXL}$                          | serial port clock cycle time   |  | $16\ t_{CLCL}$ | -                     | 1333                      | -     | ns   |
| $t_{QVXH}$                          | output data set-up to clock rising edge                                |  | $13\ t_{CLCL}$ | -                     | 1083                      | -     | ns   |
| $t_{XHGX}$                          | output data hold after clock rising edge                               |  | -              | $t_{CLCL} + 20$       | -                         | 103   | ns   |
| $t_{XHDX}$                          | input data hold after clock rising edge                                |  | -              | 0                     | -                         | 0     | ns   |
| $t_{DVXH}$                          | input data valid to clock rising edge                                  |  | 150            | -                     | 150                       | -     | ns   |

[1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

## 12. Comparator electrical characteristics

**Table 12: Comparator electrical characteristics**

$V_{DD} = 2.4\text{ V to }3.6\text{ V}$ , unless otherwise specified.

$T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$  for industrial, unless otherwise specified.

| Symbol   | Parameter                           | Conditions            | Min   | Typ | Max            | Unit          |
|----------|-------------------------------------|-----------------------|-------|-----|----------------|---------------|
| $V_{IO}$ | offset voltage comparator inputs    |                       | -     | -   | $\pm 20$       | mV            |
| $V_{CR}$ | common mode range comparator inputs |                       | 0     | -   | $V_{DD} - 0.3$ | V             |
| CMRR     | common mode rejection ratio         |                       | [1] - | -   | -50            | dB            |
|          | response time                       |                       | -     | 250 | 500            | ns            |
|          | comparator enable to output valid   |                       | -     | -   | 10             | $\mu\text{s}$ |
| $I_{IL}$ | input leakage current, comparator   | $0 < V_{IN} < V_{DD}$ | -     | -   | $\pm 10$       | $\mu\text{A}$ |

[1] This parameter is characterized, but not tested in production.

13. Package outline

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1




Fig 15. TSSOP20 (SOT360-1).

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1




Fig 16. DIP20 (SOT146-1).

## 14. Revision history

**Table 13: Revision history**

| Rev | Date     | CPCN | Description   |
|-----|----------|------|---|
| 08  | 20041215 | -    | <b>Product data (9397 750 14469)</b><br>Modification: <ul style="list-style-type: none"><li>• Added 18 MHz information.</li></ul> |
| 07  | 20041203 | -    | <b>Product data (9397 750 14251)</b>  |
| 06  | 20031121 | -    | <b>Product data (9397 750 12285); ECN 853-2403 01-A14557 of 18 November 2003</b>  |
| 05  | 20031007 | -    | <b>Product data (9397 750 12121); ECN 853-2403 30391 of 30 September 2003</b>   |
| 04  | 20030909 | -    | <b>Product data (9397 750 11945); ECN 853-2403 30305 of 5 September 2003</b>  |
| 03  | 20030811 | -    | <b>Preliminary data (9397 750 11786)</b>  |
| 02  | 20030522 | -    | <b>Objective data (9397 750 11532)</b>  |
| 01  | 20030505 | -    | <b>Preliminary data (9397 750 11387)</b>  |