

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-DIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc922fn-112

 Table 3:
 Pin description...continued


Symbol	Pin	Type	Description				
P1.0 to P1.7		I/O, I [1]	Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to Section 8.12.1 "Port configurations" and Table 8 "DC electrical characteristics" for details. P1.2 - P1.3 are open drain when used as outputs. P1.5 is input only.				
			All pins have Schmitt triggered inputs.				
			Port 1 also provides various special functions as described below:				
	12	I/O	P1.0 — Port 1 bit 0.				
		0	TXD — Transmitter output for the serial port.				
	11	I/O	P1.1 — Port 1 bit 1.				
		I	RXD — Receiver input for the serial port.				
	10	I/O	P1.2 — Port 1 bit 2 (open-drain when used as output).				
		I/O	T0 — Timer/counter 0 external count input or overflow output (open-drain when used as output).				
		I/O	SCL — I ² C serial clock input/output.				
	9	I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).				
		I	INT0 — External interrupt 0 input.				
		I/O	SDA — I ² C serial data input/output.				
	8	I/O	P1.4 — Port 1 bit 4. High current source (P89LPC9221).				
		I	INT1 — External interrupt 1 input.				
	4	I	P1.5 — Port 1 bit 5 (input only).				
		l	\overline{RST} — External Reset input (if selected via FLASH configuration). A LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V_{DD} has reached its specified level. When system power is removed V_{DD} will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V_{DD} falls below the minimum specified operating voltage.				
	3	I/O	P1.6 — Port 1 bit 6. High current source (P89LPC9221).				
P1.0 to P1.7	2	I/O	P1.7 — Port 1 bit 7. High current source (P89LPC9221).				

 Table 3:
 Pin description...continued

Symbol	Pin	Туре	Description
P3.0 to P3.1		I/O	Port 3: Port 3 is an 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 8.12.1 "Port configurations" and Table 8 "DC electrical characteristics" for details.
			All pins have Schmitt triggered inputs.
			Port 3 also provides various special functions as described below:
	7	I/O	P3.0 — Port 3 bit 0.
		0	XTAL2 — Output from the oscillator amplifier (when a crystal oscillator option is selected via the FLASH configuration.
		0	CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK - TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the real time clock/system timer.
	6	I/O	P3.1 — Port 3 bit 1.
		I	XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when selected via the FLASH configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not used to generate the clock for the real time clock/system timer.
V_{SS}	5	I	Ground: 0 V reference.
V_{DD}	15	I	Power Supply: This is the power supply voltage for normal operation as well as Idle and Power down modes.

^[1] Input/Output for P1.0-P1.4, P1.6, P1.7. Input for P1.5.

6. Logic symbol



7. Special function registers

Remark: Special Function Registers (SFRs) accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
 - '-' Unless otherwise specified, must be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' must be written with '0', and will return a '0' when read.
 - '1' must be written with '1', and will return a '1' when read.

Product data

Special function registers...continued Table 4:

* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	functions and addresses						Reset value		
		addr.	MSB							LSB	Hex	Binary
TRIM	Internal oscillator trim register	96H	-	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0		[5] [6]
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK		[4] [6]
WDL	Watchdog load	C1H									FF	11111111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	СЗН										

- [1] All ports are in input only (high impedance) state after power-up.
- BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is '0'. If any are written while BRGEN = 1, the result is unpredictable.
- [3] The RSTSRC register reflects the cause of the P89LPC920/921/922/9221 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx110000.
- After reset, the value is 111001x1, i.e., PRE2-PRE0 are all '1', WDRUN = 1 and WDCLK = 1. WDTOF bit is '1' after watchdog reset and is '0' after power-on reset. Other resets will not affect WDTOF.
- On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- The only reset source that affects these SFRs is power-on reset.

8. Functional description

Remark: Please refer to the *P89LPC920/921/922/9221 User's Manual* for a more detailed functional description.

8.1 Enhanced CPU

The P89LPC920/921/922/9221 uses an enhanced 80C51 CPU which runs at 6 times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

8.2 Clocks

8.2.1 Clock definitions

The P89LPC920/921/922/9221 device has several internal clocks as defined below:

OSCCLK — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see Figure 5) and can also be optionally divided to a slower frequency (see Section 8.7 "CPU Clock (CCLK) modification: DIVM register").

Note: fosc is defined as the OSCCLK frequency.

CCLK — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

RCCLK — The internal 7.373 MHz RC oscillator output.

PCLK — Clock for the various peripheral devices and is CCLK/2

8.2.2 CPU clock (OSCCLK)

The P89LPC920/921/922/9221 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the FLASH is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 12 MHz.

8.2.3 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

8.2.4 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

8.2.5 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V_{DD} has reached its specified level. When system power is removed V_{DD} will fall below

the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V_{DD} falls below the minimum specified operating voltage.

8.2.6 Clock output

The P89LPC920/921/922/9221 supports a user-selectable clock output function on the XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on X1) and if the Real-Time clock is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the P89LPC920/921/922/9221. This output is enabled by the ENCLK bit in the TRIM register. The frequency of this clock output is $\frac{1}{2}$ that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power.

8.3 On-chip RC oscillator option

The P89LPC920/921/922/9221 has a 6-bit TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory pre-programmed value to adjust the oscillator frequency to 7.373 MHz, $\pm 1\%$ at room temperature. End-user applications can write to the Trim register to adjust the on-chip RC oscillator to other frequencies.

8.4 Watchdog oscillator option

The watchdog has a separate oscillator which has a frequency of 400 kHz. This oscillator can be used to save power when a high clock frequency is not needed.

8.5 External clock input option

In this configuration, the processor clock is derived from an external source driving the XTAL1/P3.1 pin. The rate may be from 0 Hz up to 12 MHz. The XTAL2/P3.0 pin may be used as a standard port pin or a clock output. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V_{DD} has reached its specified level. When system power is removed V_{DD} will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V_{DD} falls below the minimum specified operating voltage.

8.10 Data RAM arrangement

The 256 bytes of on-chip RAM are organized as shown in Table 5.

Table 5: On-chip data memory usages

Туре	Data RAM	Size (bytes)
DATA	Memory that can be addressed directly and indirectly	128
IDATA	Memory that can be addressed indirectly	256

8.11 Interrupts

The P89LPC920/921/922/9221 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P89LPC920/921/922/9221 supports 12 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port Tx, serial port Rx, combined serial port Rx/Tx, brownout detect, watchdog/real-time clock, I²C, keyboard, and comparators 1 and 2.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.


8.11.1 External interrupt inputs

The P89LPC920/921/922/9221 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers.

These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.

In edge-triggered mode if successive samples of the INTn pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC920/921/922/9221 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 8.14 "Power reduction modes" for details.



8.12 I/O ports

The P89LPC920/921/922/9221 has three I/O ports: Port 0, Port 1, and Port 3. Ports 0 and 1 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depend upon the clock and reset options chosen, as shown in Table 6.

Table 6: Number of I/O pins available

Clock source	Reset option	Number of I/O pins (20-pin package)
On-chip oscillator or	No external reset (except during power-up)	18
watchdog oscillator	External RST pin supported[1]	17
External clock input	No external reset (except during power-up)	17
	External RST pin supported[1]	16
Low/medium/high	No external reset (except during power-up)	16
speed oscillator (external crystal or resonator)	External RST pin supported ^[1]	15

[1] Required for operation above 12 MHz.

8.12.1 Port configurations

All but three I/O port pins on the P89LPC920/921/922/9221 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin.

P1.5 (RST) can only be an input and cannot be configured.

P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or open-drain.

8.12.2 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC920/921/922/9221 is a 3 V device, but the pins are 5 V-tolerant. In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to V_{DD} , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.3 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic '0'. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to V_{DD} .

An open-drain port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.4 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.5 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic '1'. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt-triggered input that also has a glitch suppression circuit. The P89LPC9221 device has high source current on eight pins in push-pull mode. See Table 8 "DC electrical characteristics".

8.12.6 Port 0 analog functions

The P89LPC920/921/922/9221 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high impedance) mode as described in Section 8.12.4.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD1:5 defaults to '0's to enable digital functions.

8.18.2 Mode 1

10 bits are transmitted (through TxD) or received (through RxD): a start bit (logical '0'), 8 data bits (LSB first), and a stop bit (logical '1'). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 8.18.5 "Baud rate generator and selection").

8.18.3 Mode 2

11 bits are transmitted (through TxD) or received (through RxD): start bit (logical '0'), 8 data bits (LSB first), a programmable 9^{th} data bit, and a stop bit (logical '1'). When data is transmitted, the 9^{th} data bit (TB8 in SCON) can be assigned the value of '0' or '1'. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9^{th} data bit goes into RB8 in Special Function Register SCON, while the stop bit is not saved. The baud rate is programmable to either $\frac{1}{16}$ or $\frac{1}{32}$ of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


8.18.4 Mode 3

11 bits are transmitted (through TxD) or received (through RxD): a start bit (logical '0'), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical '1'). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 8.18.5 "Baud rate generator and selection").

8.18.5 Baud rate generator and selection


The P89LPC920/921/922/9221 enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see Figure 7). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is set. The independent Baud Rate Generator uses OSCCLK.



8.18.6 Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is '1', framing errors can be made available in SCON.7 respectively. If SMOD0 is '0', SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is '0'.




8.20 Analog comparators

Two analog comparators are provided on the P89LPC920/921/922/9221. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in Figure 10. The comparators function to $V_{DD} = 2.4 \text{ V}$.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

When a comparator is disabled the comparator's output, COx, goes HIGH. If the comparator output was LOW and then is disabled, the resulting transition of the comparator output from a LOW to HIGH state will set the comparator flag, CMFx. This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator flag, CMFx, after disabling the comparator.



8.20.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as V_{REF} , is 1.23 V $\pm 10\%$.

Flash programming and erasing: There are three methods of erasing or programming of the Flash memory that may be used. First, the Flash may be programmed or erased in the end-user application by calling low-level routines through a common entry point. Second, the on-chip ISP boot loader may be invoked. This ISP boot loader will, in turn, call low-level routines through the same common entry point that can be used by the end-user application. Third, the Flash may be programmed or erased using the parallel method by using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead this device provides a 32-bit CRC result on either a sector or the entire 2 kB/4 kB/8 kB of user code space.

Boot ROM: When the microcontroller programs its own Flash memory, all of the low-level details are handled by code that is contained in a Boot ROM that is separate from the Flash memory. A user program simply calls the common entry point in the Boot ROM with appropriate parameters to accomplish the desired operation. The Boot ROM include operations such as erase sector, erase page, program page, CRC, program security bit, etc. The Boot ROM occupies the program memory space at the top of the address space from FF00H to FEFFH, thereby not conflicting with the user program memory space.

Power-on reset code execution: The P89LPC920/921/922/9221 contains two special Flash elements: the Boot Vector and the Boot Status Bit. Following reset, the P89LPC920/921/922/9221 examines the contents of the Boot Status Bit. If the Boot Status Bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Boot Status Bit is set to a one, the contents of the Boot Vector is used as the high byte of the execution address and the low byte is set to 00H. The factory default setting is 1FH for the P89LPC9221 and P89LPC922, and corresponds to the address 1F00H for the default ISP boot loader. The factory default setting is 0FH for the P89LPC921 and corresponds to the address 0F00H for the default ISP boot loader. The factory default setting for the LPC920 is 07H and corresponds to the address 0700H. This boot loader is pre-programmed at the factory into this address space and can be erased by the user. Users who wish to use this loader should take precautions to avoid erasing the 1 kB sector from 1C00H to 1FFFH in the P89LPC922/9221 or the 1 kB sector from 0C00H to 0FFFH in the P89LPC921, or the 1 kB sector from 0400H to 07FFH in the P89LPC920. Instead, the page erase function can be used to erase the eight 64-byte pages which comprise the lower 512 bytes of the sector. A custom boot loader can be written with the Boot Vector set to the custom boot loader, if desired.

Hardware activation of the boot loader: The boot loader can also be executed by forcing the device into ISP mode during a power-on sequence (see the *P89LPC920/921/922/9221 User's Manual* for specific information). This has the same effect as having a non-zero Boot Status Bit. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the Boot Vector is changed, it will no longer point to the factory pre-programmed ISP boot loader code. If this happens, the only way it is possible to change the contents of the Boot Vector is through the parallel programming method, provided that the end user application does not contain a customized loader that provides for erasing and reprogramming of the Boot Vector

and Boot Status Bit. After programming the Flash, the Boot Status Bit should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

In-System Programming (ISP): In-System Programming is performed without removing the microcontroller from the system. The In-System Programming facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC920/921/922/9221 through the serial port. This firmware is provided by Philips and embedded within each P89LPC920/921/922/9221 device. The Philips In-System Programming facility has made in-system programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins (V_{DD}, V_{SS}, TXD, RXD, and RST). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

In-Application Programming (IAP): Several In-Application Programming (IAP) calls are available for use by an application program to permit selective erasing and programming of Flash sectors, pages, security bits, configuration bytes, and device identification. All calls are made through a common interface, PGM_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FF00H. Please see the P89LPC920/921/922/9221 User's Manual for additional details.

In-Circuit Programming (ICP): In-Circuit Programming is a method intended to allow commercial programmers to program and erase these devices without removing the microcontroller from the system. The In-Circuit Programming facility consists of a series of internal hardware resources to facilitate remote programming of the P89LPC920/921/922/9221 through a two-wire serial interface. Philips has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins (V_{DD}, V_{SS}, P0.5, P0.4, and RST). Only a small connector needs to be available to interface your application to an external programmer in order to use this feature.

8.25 User configuration bytes

A number of user-configurable features of the P89LPC920/921/922/9221 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the Flash byte UCFG1. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

8.26 User sector security bytes

There are two/four/eight User Sector Security Bytes, each corresponding to one sector. Please see the *P89LPC920/921/922/9221 User's Manual* for additional details.

9. Limiting values

Table 7: Limiting values^[1]

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T _{amb(bias)}	operating bias ambient temperature		– 55	+125	°C
T _{stg}	storage temperature range		- 65	+150	°C
V_{xtal}	voltage on XTAL1, XTAL2 pin to V_{SS}		-	$V_{DD} + 0.5$	V
V_n	voltage on any other pin to $V_{\mbox{\footnotesize SS}}$		-0.5	+5.5	V
I _{OH(I/O)}	HIGH-level output current per I/O pin, P89LPC9221	P0.3 to P0.7, P1.4, P1.6, P1.7	-	20	mA
		all other I/O pins	-	8	mA
	HIGH-level output current per I/O pin, P89LPC920/921/922		-	8	mA
I _{OL(I/O)}	LOW-level output current per I/O pin		-	20	mA
$I_{I/O(tot)(max)}$	maximum total I/O current, P89LPC9221		-	160	mA
	maximum total I/O current, P89LPC920/921/922		-	80	mA
P _{tot(pack)}	total power dissipation per package	based on package heat transfer, not device power consumption	-	1.5	W

^[1] The following applies to Limiting values:

a) Stresses above those listed under Table 7 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in Table 8 "DC electrical characteristics", Table 9 "AC characteristics" and Table 10 "AC characteristics" of this specification are not implied.

b) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

10. Static characteristics

Table 8: DC electrical characteristics

 V_{DD} = 2.4 V to 3.6 V unless otherwise specified.

 T_{amb} = -40 °C to +85 °C for industrial, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ ^[1]	Max	Unit
I _{DD(oper)}	power supply current, operating	3.6 V; 12 MHz	[2]	-	9	15	mΑ
		3.6 V; 18 MHz	[2]	-	11.5	20	mA
I _{DD(idle)}	power supply current, Idle mode	3.6 V; 12 MHz	[2]	-	3.25	5	mA
		3.6 V; 18 MHz	[2]	-	5	7	mA
I _{DD(PD)}	power supply current, Power-down mode, voltage comparators powered-down	3.6 V	[2]	-	55	80	μΑ
I _{DD(TPD)}	power supply current, Total Power-down mode	3.6 V	[2]	-	1	5	μΑ
$(dV_{DD}/dt)_r$	V _{DD} rise rate			-	-	2	mV/μs
$(dV_{DD}/dt)_f$	V _{DD} fall rate			-	-	50	mV/μs
V_{POR}	Power-on reset detect voltage			-	-	0.2	V
V_{RAM}	RAM keep-alive voltage			1.5	-	-	V
V _{th(HL)}	negative-going threshold voltage	except SCL, SDA		$0.22V_{DD}$	$0.4V_{DD}$	-	V
V_{IL}	LOW-level input voltage	SCL, SDA only		-0.5	-	$0.3V_{DD}$	V
$V_{th(LH)}$	positive-going threshold voltage	except SCL, SDA		-	$0.6V_{DD}$	$0.7V_{DD}$	V
V _{IH}	HIGH-level input voltage	SCL, SDA only		$0.7V_{DD}$	-	5.5	V
V _{hys}	hysteresis voltage	Port 1		-	$0.2V_{DD}$	-	V
V_{OL}	LOW-level output voltage; all ports,	$I_{OL} = 20 \text{ mA}$		-	0.6	1.0	V
	all modes except Hi-Z ^[3]	$I_{OL} = 3.2 \text{ mA}$		-	0.2	0.3	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -20 \text{ mA};$ push-pull mode P0.3 to P0.7, P1.4, P1.6, P1.7		0.8V _{DD}	-	-	V
		I _{OH} = -3.2 mA; push-pull mode, all other ports		V _{DD} - 0.7	V _{DD} – 0.4	-	V
		I _{OH} = -20 μA; quasi-bidirectional mode, all ports		V _{DD} – 0.3	V _{DD} – 0.2	-	V
C _{ig}	input/output pin capacitance		[4]	-	-	15	pF
I _{IL}	logical 0 input current, all ports	$V_{IN} = 0.4 V$	[5]	-	-	-80	μΑ
ILI	input leakage current, all ports	$V_{IN} = V_{IL}$ or V_{IH}	[6]	-	-	±10	μΑ
I _{TL}	logical 1-to-0 transition current, all ports	$V_{IN} = 2.0 \text{ V at}$ $V_{DD} = 3.6 \text{ V}$	[7], [8]	-30	-	-450	μΑ
R _{RST}	internal reset pull-up resistor			10	-	30	$k\Omega$

Table 10: AC characteristics


 V_{DD} = 3.0 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \,^{\circ}C$ to +85 $^{\circ}C$ for industrial, unless otherwise specified.^[1]

Symbol	Parameter	Conditions		Variable (clock	f _{osc} = 1	8 MHz	Unit
				Min	Max	Min	Max	
f _{RCOSC}	internal RC oscillator frequency (nominal f = 7.3728 MHz)	trimmed to $\pm 1\%$ at T _{amb} = 25 °C	'	7.189	7.557	7.189	7.557	MHz
f _{WDOSC}	internal Watchdog oscillator frequency (nominal f = 400 kHz)			320	520	320	520	kHz
f _{osc}	oscillator frequency		[2]	0	18	-	-	MHz
t _{CLCL}	clock cycle	see Figure 13		55	-	-	-	ns
f _{CLKP}	CLKLP active frequency			0	8	-	-	MHz
Glitch filt	ter							
	glitch rejection, P1.5/RST pin			-	50	-	50	ns
	signal acceptance, P1.5/RST pin			125	-	125	-	ns
	glitch rejection, any pin except P1.5/RST			-	15	-	15	ns
	signal acceptance, any pin except P1.5/RST			50	-	50	-	ns
External	clock							
t _{CHCX}	HIGH time	see Figure 13		22	$t_{CLCL} - t_{CLCX}$	22	-	ns
t _{CLCX}	LOW time	see Figure 13		22	t _{CLCL} - t _{CHCX}	22	-	ns
t _{CLCH}	rise time	see Figure 13		-	5	-	5	ns
t _{CHCL}	fall time	see Figure 13		-	5	-	5	ns
Shift reg	ister (UART mode 0)							
t_{XLXL}	serial port clock cycle time			16 t _{CLCL}	-	888	-	ns
t _{QVXH}	output data set-up to clock rising edge			13 t _{CLCL}	-	722	-	ns
t _{XHQX}	output data hold after clock rising edge			-	t _{CLCL} + 20	-	75	ns
t _{XHDX}	input data hold after clock rising edge			-	0	-	0	ns
t _{DVXH}	input data valid to clock rising edge			150	-	150	-	ns

^[1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

^[2] When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V_{DD} has reached its specified level. When system power is removed V_{DD} will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V_{DD} falls below the minimum specified operating voltage.







Table 11: AC characteristics, ISP entry mode

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 T_{amb} = -40 °C to +85 °C for industrial, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t_{VR}	RST delay from V _{DD} active		50	-	-	μs
t _{RH}	RST HIGH time		1	-	32	μs
t _{RL}	RST LOW time		1	-	-	μs



14. Revision history

Table 13: Revision history

Rev	Date	CPCN	Description
80	20041215	-	Product data (9397 750 14469)
			Modification:
			 Added 18 MHz information.
07	20041203	-	Product data (9397 750 14251)
06	20031121	-	Product data (9397 750 12285); ECN 853-2403 01-A14557 of 18 November 2003
05	20031007	-	Product data (9397 750 12121); ECN 853-2403 30391 of 30 September 2003
04	20030909	-	Product data (9397 750 11945); ECN 853-2403 30305 of 5 September 2003
03	20030811	-	Preliminary data (9397 750 11786)
02	20030522	-	Objective data (9397 750 11532)
01	20030505	-	Preliminary data (9397 750 11387)

Contents

1	General description	. 1	8.16.5	Mode 6	24
2	Features	. 1	8.16.6	Timer overflow toggle output	
2.1	Principal features	. 1	8.17	Real-Time clock/system timer	
2.2	Additional features		8.18	UART	24
3	Ordering information	. 3	8.18.1	Mode 0	
3.1	Ordering options		8.18.2	Mode 1	
	5 .		8.18.3	Mode 2	
4	Block diagram		8.18.4	Mode 3	
5	Pinning information		8.18.5	Baud rate generator and selection	
5.1	Pinning		8.18.6	Framing error	
5.2	Pin description		8.18.7	Break detect	
6	Logic symbol	. 8	8.18.8	Double buffering	26
7	Special function registers	. 9	8.18.9	Transmit interrupts with double buffering	26
8	Functional description	14	8.18.10	enabled (Modes 1, 2 and 3)	
8.1	Enhanced CPU		0.10.10	3)	
8.2	Clocks		8.19	l ² C-bus serial interface	
8.2.1	Clock definitions		8.20	Analog comparators	
8.2.2	CPU clock (OSCCLK)	14	8.20.1	Internal reference voltage	
8.2.3	Low speed oscillator option	14	8.20.2	Comparator interrupt	
8.2.4	Medium speed oscillator option		8.20.3	Comparators and power reduction modes	
8.2.5	High speed oscillator option	14	8.21	Keypad interrupt (KBI)	
8.2.6	Clock output	15	8.22	Watchdog timer	
8.3	On-chip RC oscillator option		8.23	Additional features	
8.4	Watchdog oscillator option		8.23.1	Software reset	
8.5	External clock input option		8.23.2	Dual data pointers	31
8.6	CPU Clock (CCLK) wake-up delay	17	8.24	Flash program memory	
8.7	CPU Clock (CCLK) modification: DIVM register	17	8.24.1	General description	
8.8	Low power select	17	8.24.2	Features	32
8.9	Memory organization		8.24.3	ISP and IAP capabilities of	
8.10	Data RAM arrangement	18		the P89LPC920/921/922/9221	32
8.11	Interrupts		8.25	User configuration bytes	34
8.11.1	External interrupt inputs		8.26	User sector security bytes	34
8.12	I/O ports		9	Limiting values	35
8.12.1	Port configurations		10	Static characteristics	
8.12.2	Quasi-bidirectional output configuration		-		
8.12.3	Open-drain output configuration		11	Dynamic characteristics	
8.12.4	Input-only configuration	20	12	Comparator electrical characteristics	
8.12.5	Push-pull output configuration		13	Package outline	42
8.12.6	Port 0 analog functions		14	Revision history	44
8.12.7	Additional port features		15	Data sheet status	45
8.13 8.13.1	Power monitoring functions		16	Definitions	45
8.13.2	Power-on detection		17	Disclaimers	
8.14	Power reduction modes				
8.14.1	Idle mode		18	Licenses	45
8.14.2	Power-down mode				
8.14.3	Total Power-down mode				
8.15	Reset				
8.15.1	Reset vector				
8.16	Timers/counters 0 and 1				
8.16.1	Mode 0				
8.16.2	Mode 1				
8.16.3	Mode 2				
8.16.4	Mode 3	24			

© Koninklijke Philips Electronics N.V. 2004. Printed in the U.S.A.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 December 2004

Document order number: 9397 750 14469



Let's make things better.