



Welcome to **E-XFL.COM** 

Understanding <u>Embedded - Microcontroller, Microprocessor, FPGA Modules</u>

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

#### Applications of **Embedded - Microcontroller**,

Details	
Product Status	Active
Module/Board Type	MPU Core
Core Processor	Zynq UltraScale+ XCZU4CG-1SFVC784E
Co-Processor	-
Speed	-
Flash Size	128MB
RAM Size	2GB
Connector Type	B2B
Size / Dimension	2.99" x 2.05" (76mm x 52mm)
Operating Temperature	0°C ~ 85°C
Purchase URL	https://www.e-xfl.com/product-detail/trenz-electronic/te0803-01-04cg-1ea

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3	Variants Currently In Production	25
9	Technical Specifications	26
9.1	Absolute Maximum Ratings	26
9.2	Recommended Operating Conditions	26
9.3	Operating Temperature Ranges	27
9.4	Physical Dimensions	27
10	Revision History	29
10.1	Hardware Revision History	
10.2	Document Change History	29
11	Disclaimer	30
11.1	Data privacy	30
11.2	Document Warranty	30
11.3	Limitation of Liability	30
11.4	Copyright Notice	30
11.5	Technology Licenses	30
11.6	Environmental Protection	30
11.7	REACH, RoHS and WEEE	30



### 2.3 Main Components






Figure 2: TE0803-01 MPSoC module

- 1. Xilinx ZYNQ UltraScale+ MPSoC, U1
- 2. 2-Input AND Gate, U39
- 3. Red LED (DONE), D1
- 4. 256Mx16 DDR4-2400 SDRAM, U12
- 5. 256Mx16 DDR4-2400 SDRAM, U9
- 6. 256Mx16 DDR4-2400 SDRAM, U2
- 7. 256Mx16 DDR4-2400 SDRAM, U3
- 8. 12A PowerSoC DC-DC converter, U4
- 9. 1.5A LDO DC-DC converter, U10
- 10. 1.5A LDO DC-DC converter, U8
- 11. Voltage monitor circuit, U41
- 12. 0.35A LDO DC-DC converter, U26
- 13. 0.35A LDO DC-DC converter, U27
- 14. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J3
- 15. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J1
- 16. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J4
- 17. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J2
- 18. 4-channel programmable PLL clock generator, U5
- 19. Low-power programmable oscillator @ 25.000000 MHz, U5
- 20. Low-power programmable oscillator @ 33.333333 MHz (PS\_CLK), U32
- 21. 256 Mbit serial NOR Flash memory, U7
- 22. 256 Mbit serial NOR Flash memory, U17



# 3 Signals, Interfaces and Pins

## 3.1 Board to Board (B2B) connectors

The TE0803 MPSoC SoM has four Board to Board (B2B) connectors with 160 contacts per connector.

Each connector has a specific arrangement of the signal-pins, which are grouped together in categories related to their functionalities and to their belonging to particular units of the Zynq UltraScale+ MPSoC like I/O-banks, interfaces and Gigabit transceivers

or to the on-board peripherals.

Following table lists the I/O-bank signals, which are routed from the MPSoC's PL and PS banks as LVDS pairs or single ended I/O's to the B2B connectors.

Ba nk			Schematic Names / Connector Pins	I/O Signal Count		VCCO Bank Voltage	Notes
25 <sup>1)</sup>	HD	J3	B25_L1_P B25_L12_P B25_L1_N B25_L12_N	24 I/O's	12	pins J3-15,	VCCO max. 3.3V usable as single- ended I/O's
26 <sup>2)</sup>	HD	J3	B26_L1_P B26_L12_P B26_L1_N B26_L12_N	24 I/O's	12	pins J3-43,	VCCO max. 3.3V usable as single- ended I/O's
64	HP	J4	B64_L1_P B64_L24_P B64_L1_N B64_L24_N B64_T0 B64_T3	52 I/O's	24		VCCO max. 1.8V usable as single- ended I/O's
65	HP	J4	B65_L1_P B65_L24_P B65_L1_N B65_L24_N B65_T0 B65_T3	52 I/O's	24	pins J4-69,	VCCO max. 1.8V usable as single- ended I/O's
66	HP	J1	B66_L1_P B66_L24_P B66_L1_N B66_L24_N B66_T0 B66_T3	52 I/O's	24		VCCO max. 1.8V usable as single- ended I/O's
500	МІО	J3	MIO13 MIO25	13 I/O's	-	PS_1V8	user configurable I/ O's on B2B





			Schematic Names / Connector Pins			VCCO Bank Voltage	Notes
501	MIO	J3	MIO26 MIO51	26 I/O's	_	PS_1V8	user configurable I/ O's on B2B
502	MIO	J3	MIO52 MIO77	26 I/O's	_	PS_1V8	user configurable I/ O's on B2B

Table 2: B2B connector pin-outs of available PL and PS banks of the TE0803-01 SoM

- 1) Bank 25 at XCZU2 / XCZU3, else Bank 45 at XCZU4 / XCZU5
- 2) Bank 26 at XCZU2 / XCZU3, else Bank 46 at XCZU4 / XCZU5

All MIO banks are powered from on-module DC-DC power rail. All PL I/O banks have separate VCCO input pins in the B2B connectors, valid VCCO should be supplied from the carrier board.

For detailed information about the B2B pin-out, please refer to the Pin-out table.

The configuration of the I/O's MIO13 - MIO77 are depending on the base-board peripherals connected to these pins.

#### 3.2 MGT Lanes

The B2B connectors J1 and J2 provide also access to the MGT banks of the Zynq UltraScale+ MPSoC. There are 8 high-speed data lanes (Xilinx GTH / GTR transceiver) available composed as differential signaling pairs for both directions (RX/TX).

The MGT banks have also clock input-pins which are exposed to the B2B connectors J2 and J3. Following MGT lanes are available on the B2B connectors:



Ba nk			Count of MGT Lanes		MGT Bank's Reference Clock Inputs
224 <sup>-</sup> )	IGT H	J1	4 GTH lanes (4 RX / 4TX)	B224_TX3_P, B224_TX3_N,	1 reference clock signal (B224_CLK0) from B2B connector J3 (pins J3-59/J3-61) to bank's pins Y6/Y5
				B224_TX2_P, B224_TX2_N,	1 reference clock signal (B224_CLK1) from programmable PLL clock generator U5 to bank's pins V6/V5
				B224_RX1_P, B224_RX1_N, pins J1-63, J1-65 B224_TX1_P, B224_TX1_N, pins J1-62, J1-64	
				B224_RX0_P, B224_RX0_N, pins J1-69, J1-71 B224_TX0_P, B224_TX0_N, pins J1-68, J1-70	
505	GT R	J2	4 GTR lanes (4 RX / 4TX)	B505_TX3_P, B505_TX3_N, pins J2-54, J2-52 B505_RX2_P, B505_RX2_N, pins J2-57, J2-55 B505_TX2_P, B505_TX2_N, pins J2-60, J2-58	(B505_CLK0, B505_CLK1) from B2B connector J2 (pins J2-16/J2-18, J2-10/J2-12) to bank's pins F23/F24, E21/E22 2 reference clock signals (B505_CLK2, B505_CLK3) from programmable PLL clock generator U5 to bank's pins C21/C22, A21/A22
				B505_RX0_P, B505_RX0_N, pins J2-69, J2-67 B505_TX0_P, B505_TX0_N, pins J2-72, J2-70	

 Table 3: B2B connector pin-outs of available MGT lanes of the MPSoC

1) Bank 224 only available at XC**ZU4** / XC**ZU5** MPSoC.

## 3.3 JTAG Interface

JTAG access is provided through the MPSoC's PS configuration bank 503 with bank voltage 'PS\_1V8'.



JTAG Signal	B2B Connector Pin
TCK	J2-120
TDI	J2-122
TDO	J2-124
TMS	J2-126

Table 4: B2B connector pin-out of JTAG interface

### 3.4 Configuration Bank Control Signals

The Xilinx Zynq UltraScale+ MPSoC's PS configuration bank 503 control signal pins are accessible through B2B-connector J2.

For further information about the particular control signals and how to use and evaluate them, refer to the Xilinx Zynq UltraScale+ MPSoC TRM and UltraScale Architecture Configuration - User Guide.

Signal	<b>B2B Connector Pin</b>	Function
DONE	J2-116	PL configuration completed
PROG_B	J2-100	PL configuration reset signal
INIT_B	J2-98	PS is initialized after a power-on reset
SRST_B	J2-96	System reset
MODE0 MODE3	J2-109/J2-107/J2-105/ J2-103	4-bit boot mode pins  For further information about the boot-modes refer to the Xilinx Zynq UltraScale+ MPSoC TRM section 'Boot and Configuration'.
ERR_STATUS / ERR_OUT	J2-86 / J2-88	ERR_OUT signal is asserted for accidental loss of power, an error, or an exception in the MPSoC's Platform Management Unit (PMU)  ERR_STATUS indicates a secure lock-down state
PUDC_B	J2-127	Pull-up during configuration (pulled-up to 'PL_1V8')

Table 5: B2B connector pin-out of MPSoC's PS configuration bank

# 3.5 Analog Input

The Xilinx Zynq UltraScale+ MPSoC provides differential pairs for analog input values. The pins are exposed to B2B-connector J2.

Signal	<b>B2B Connector Pin</b>	Pin Function	
$V_P, V_N$	J2-113, J2-115	System Monitor	
DX_P, DX_N	J2-119, J2-121	Temperature-sensing diode pins	

Table 6: B2B connector pin-out of analog input pins

### 3.6 Quad SPI Interface

Quad SPI Flash memory ICs U7 and U17 are connected to the Zynq PS QSPI0 interface via PS MIO bank 500, pins MIO0..MIO5 and MIO7..MIO12.



### **4 Boot Process**

The boot source of the Zynq UltraScale+ MPSoC can be selected via 4 dedicated pins, which generate a 4-bit code to select the boot mode. The pins are accessible on B2B connector J2:

<b>Boot Mode Pin</b>	B2B Pin
PS_MODE0	J2-109
PS_MODE1	J2-107
PS_MODE2	J2-105
PS_MODE3	J2-103

**Table 8**: Boot mode pins on B2B connector J2

Following boot modes are possible on the TE0803 UltraScale+ MPSoC module by generating the corresponding 4-bit code with pins 'PS\_MODE0' ... 'PS\_MODE3' (little-endian alignment):

<b>Boot Mode</b>	Mode Pins [3:0]	<b>MIO</b> Location	Description			
JTAG	0x0	JTAG	Dedicated PS interface.			
QSPI32	0x2	MIO[12:0]	Configured on module with dual QSPI Flash Memory.			
			32-bit addressing. Supports single and dual parallel configurations. Stack and dual stack is not supported.			
SD0	0x3	MIO[25:13]	Supports SD 2.0.			
SD1	0x5	MIO[51:38]	Supports SD 2.0.			
eMMC_18	0x6	MIO[22:13]	Supports eMMC 4.5 at 1.8V.			
USB 0	0x7	MIO[52:63]	Supports USB 2.0 and USB 3.0.			
PJTAG_0	0x8	MIO[29:26]	PS JTAG connection 0 option.			
SD1-LS	0xE	MIO[51:39]	Supports SD 3.0 with a required SD 3.0 compliant level shifter.			

**Table 9**: Selectable boot modes by dedicated boot mode pins

For functional details see ug1085 - Zynq UltraScale+ TRM (Boot Modes Section).



# 5 On-board Peripherals

#### 5.1 Flash

The TE0803 SoM can be configured with max. 512 MByte Flash memory for configuration and operation.

Name	IC	Designat or	PS7	МІО	Notes
SPI Flash	N25Q256A1 1E1240E	U7	_		Dual parallel booting possible, 32 MByte memory per Flash IC at standard configuration
SPI Flash	N25Q256A1 1E1240E	U17	_	MIO7 MIO12	As above

Table 10: Peripherals connected to the PS MIO pins

#### 5.2 DDR4 SDRAM

The TE0803-01 SoM is equipped with with four DDR4-2400 SDRAM modules with up to 8 GByte of memory. The SDRAM modules are connected to the Zynq MPSoC's PS DDR controller (bank 504) via 64-bit wide data bus.

Refer to the Xilinx Zynq UltraScale+ datasheet DS925 for more information, if the specific Zynq UltraScale+ MPSoC chip on module supports the maximum data transmission rate of 2400 MByte/s.

#### 5.3 Programmable PLL Clock Generator

Following table illustrates on-board Si5338A programmable clock multiplier chip inputs and outputs:

Input	Connected to	Frequency	Notes
IN1 / IN2	B2B Connector pins J2-4, J2-6 (differential pair)	User	AC decoupling required on base
IN3	On-board Oscillator (U6)	25.000000 MHz	-
Output	Connected to	Frequency	Notes
CLK0 A/ B	B2B Connector pins J2-1, J2-3 (differential pair)	User	Default off
CLK1 A/ B	B224 CLK1 (only available at ZU5EV MPSoC)	User	Default off
CLK2 A/ B	B505 CLK3	User	Default off
CLK3 A/ B	B505 CLK2	User	Default off

Table 11: Programmable PLL clock generator input/output

The Si5338A programmable clock generator's control interface pins are exposed to B2B connector J2. For further information refer to the Si5338A data sheet.



# 6 Power and Power-On Sequence

#### 6.1 Power Consumption

The maximum power consumption of a module mainly depends on the design which is running on the FPGA.

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.

<b>Power Input Pin</b>	<b>Typical Current</b>
DCDCIN	TBD*
LP_DCDC	TBD*
PL_DCIN	TBD*
PS_BATT	TBD*

Table 15: Maximum current of power supplies. \*To Be Determined soon with reference design setup.

Power supply with minimum current capability of 3A for system startup is recommended. For the lowest power consumption and highest efficiency of on board DC/DC regulators it is recommended to powering the module from one single 3.3V supply. Except 'PS\_BATT', all input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.

The TE0803 module equipped with the Xilinx Zynq UltraScale+ MPSoC delivers a heterogeneous multi-processing system with integrated programmable logic and independently operable elements and is designed to meet embedded system power management requirement by advanced power management features. This features allow to offset the power and heat constraints against overall performance and operational efficiency.

This features allowing highly flexible power management are achieved by establishing Power Domains for power isolation. The Zynq UltraScale+ MPSoC has multiple power domains, whereby each power domain requires its own particular external DC-DC converters.

The Processing System contains three Power Domains:

- Battery Power Domain (BBRAM and RTC)
- Full-Power Domain (Application Processing Unit, DDR Controller, Graphics Processing Unit and High-Speed Connectivity)
- Low-Power Domain (Real-Time Processing Unit, Security and Configuration Unit, Platform Management Unit, System Monitor and General Connectivity)

The fourth Power Domain is for the Programmable Logic (PL). If individual Power Domain control is not required, power rails can be shared between domains.

On the TE0803 SoM, following Power Domains can be powered up individually with power rails available on the B2B connectors:

- Full-Power Domain, supplied by power rail 'DCDCIN'
- Low-Power Domain, supplied by power rail 'LP\_DCDC'
- Programmable Logic, supplied by power rail 'PL\_DCIN'
- Battery Power Domain, supplied by power rail 'PS\_BATT'

Each Power Domain has its own "Enabling"- and "Power Good"-signals. The power rail **'GT\_DCDC'** is only necessary for variants of the TE0803 module with the Xilinx Zynq UltraScale+ ZU4CG or ZU4EV MPSoC to generate the voltages for the available Xilinx GTH unit.



### 6.2 Power Distribution Dependencies

The power rails 'DCDCIN', 'LP\_DCDC', 'PL\_DCIN', 'PS\_BATT' have to be powered up on the assigned pins of the B2B connectors as listed on the section "Power Rails". Except 'PS\_BATT' (see section "Recommended Operation Conditions"), all power-rails can be powered up, with 3.3V power sources, also shared, if Power Domain control is not required.

There are following dependencies how the initial voltages of the power rails on the B2B connectors are distributed to the on-board DC-DC converters, which power up further DC-DC converters and the particular on-board voltages:




Figure 3: Power Distribution Diagram





Current rating of Samtec Razor Beam LP Terminal/Socket Strip ST5/SS5 B2B connectors is 1.5 A per pin (1 pin powered per row).

#### 6.3 Power-On Sequence Diagram

The TE0803 SoM meets the recommended criteria to power up the Xilinx Zynq UltraScale+ MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular Power Domains and powering up the on-board voltages.

The on-board voltages of the TE0803 SoM will be powered-up in order of a determined sequence by activating the above-mentioned power rails and the Enable-Signals of the DC-DC converters. The on-board voltages will be powered up at three steps.

- 1. Low-Power Domain (LPD)
- 2. Programmable Logic (PL) and Full-Power Domain (FPD)
- 3. PS GTR transceiver and DDR memory (additionally GTH transceiver at modules with ZU5EV MPSoC)

Hence, those three power instances will be powered up consecutively and the Power-Good-Signals of the previous instance has to be asserted.

Following diagram clarifies the sequence of enabling the three power instances utilizing the DC-DC converter control signals ('Enable', 'Power-Good'), which will power-up in descending order as listed in the blocks of the diagram.






Figure 4: Power-On Sequence Utilizing DC-DC Converter Control Signals

### 6.4 Operation Conditions of the DC-DC Converter Control Signals

The control signals have to be asserted on the B2B connector J2, whereby some of the Power Good Signals need external pull-up resistors.

_	Connect		Note		B2B Connect or Pin	Pull-up Resistor	Note
EN_LP D	J2-108	6V	TPS82085SIL data sheet	LP_GOOD	J2-106	4K7, pulled up to LP_DCDC	-
EN_FP D	J2-102	DCDCI N	NC7S08P5X data sheet	PG_FPD	J2-110	4K7, pulled up to DCDCIN	-



EN_PL	J2-101	max PL_DCI N	Left floating for logic high (drive to GND for logic low)	PG_PL	J2-104	External pull-up needed (max. voltage 'GT_DCDC'), Max. sink current 1 mA	TPS820 85SIL / NC7S08 P5X datashe et
EN_DD R	J2-112	DCDCI N	NC7S08P5X data sheet	PG_DDR	J2-114	4K7, pulled up to DCDCIN	-
EN_PS GT	J2-84	DCDCI N	NC7S08P5X data sheet	PG_PSGT	J2-82	External pull-up needed (max. 5.5V), Max. sink current 1 mA	
EN_GT _R	J2-95	GT_DC DC	NC7S08P5X data sheet	PG_GT_R	J2-91	External pull-up needed (max. 5.5V), Max. sink current 1 mA	
-	_	-	-	PG_VCU_1 V0	J2-97	External pull-up needed (max. 5.5V), Max. sink current 1 mA	

Table 16: Recommended operation conditions of DC-DC converter control signals



To avoid any damage to the MPSoC module, check for stabilized on-board voltages in steady state before powering up the MPSoC's I/O bank voltages VCCOx. All I/O's should be tri-stated during power-on sequence.

Core voltages and main supply voltages have to reach stable state and their "Power Good" signals have to be asserted before other voltages like bank I/O voltages (VCCOx) can be powered up.

It is important that all PS and PL I/Os are tri-stated at power-on until the "Power Good" signals are high, meaning that all on-module voltages have become stable and module is properly powered up.

See Xilinx datasheet DS925 for additional information. User should also check related base board documentation when intending base board design for TE0803 SoM.

# 6.5 Voltage Monitor Circuit

The voltages 'LP\_DCDC' and 'LP\_0V85' are monitored by the voltage monitor circuit U41, which generates the POR\_B reset signal at Power-On. A manual reset is also possible by driving the MR-pin (J2-83) to GND. Leave this pin unconnected or connect to VDD (LP\_DCDC) when unused.






Figure 5: Voltage monitor circuit

## 6.6 Power Rails

Voltages on B2B Connectors	B2B J1 Pin	B2B J2 Pin	B2B J3 Pin	B2B J4 Pin	Input / Outp ut	Note
PL_DCIN	J1-151, J1-153, J1-157, J1-159	_	_	-	Input	-
DCDCIN	-	J2-154, J2-156, J2-158, J2-160, J2-153, J2-155, J2-157, J2-159	-	-	Input	_
LP_DCDC	_	J2-138, J2-140, J2-142, J2-144	_	-	Input	-
PS_BATT	-	J2-125	-	-	Input	-
GT_DCDC	_	_	J3-157, J3-158, J3-159, J3-160	-	Input	-
PS_1V8	_	J2-99	J3-148	-		Internal voltage level 1.8V nominal output
PL_1V8	J1-91, J1-121	_	_	_		Internal voltage level 1.8V nominal output
DDR_1V2		J2-135		_		Internal voltage level 1.2V nominal output

**Table 17**: Power rails of the MPSoC module on accessible connectors

# 6.7 Bank Voltages

Bank	Туре	Schematic Name / B2B Connector Pins	Voltage	L	Voltage Range
25	HD	VCCO25, pins J3-15, J3-16	User	_	Max. 3.3V
26	HD	VCCO26, pins J3-43, J3-44	User	-	Max. 3.3V



Bank	Туре	Schematic Name / B2B Connector Pins	Voltage	· •	Voltage Range
64	HP	VCCO64, J4-58, J4-106	User	VREF_64, pin J4-88	Max. 1.8V
65	HP	VCCO65, J4-69, J4-105	User	VREF_65, pin J4-15	Max. 1.8V
66	HP	VCCO66, J1-90, J1-120	User	VREF_66, pin J1-108	Max. 1.8V
500	MIO	PS_1V8	1.8V	_	-
501	MIO	PS_1V8	1.8V	-	-
502	MIO	PS_1V8	1.8V	_	-
503	CONFIG	PS_1V8	1.8V	-	-

**Table 18**: Range of MPSoC module's bank voltages

### 7 B2B connectors

5.2 x 7.6 cm UltraSoM+ modules use four Samtec Razor Beam LP Terminal Strip (ST5) on the bottom side.

- 4x REF-192552-02 (160-pins)
  - ST5 Mates with SS5

5.2 x 7.6 cm UltraSoM+ carrier use four Samtec Razor Beam LP Socket Strip (SS5) on the top side.

- 4x REF192552-01 (160-pins)
  - SS5 Mates with ST5

#### 7.1 Features

- Board-to-Board Connector 160-pins, 80 contacts per row
- Ultrafine .0197" (0.50 mm) pitch
- Narrow body design saves space on board
- Lead style -03.5
- Samtec 28+ Gbps Solution
- Mates with: ST5
- Insulator Material: Liquid Crystal Polymer, schwarz
- Operating Temperature Range: -55°C bis +125°C
- Lead-Free Solderable: Yes
- · RoHS Konform: Yes

### 7.2 Connector Stacking height

When using the standard type on baseboard and module, the mating height is 5 mm.

Other mating heights are possible by using connectors with a different height:

Order number	REF number	Samtec Number	Туре	Contribution to stacking height	Comment
27219		SS5-80-3.50-L- D-K-TR	Baseboard connector	3.5mm	Standard connector used on modules
27018		SS5-80-3.00-L- D-K-TR	Baseboard connector	3 mm	Assembly option on request
27220		ST5-80-1.50-L- D-P-TR	Module connector	1.5 mm	Standard connector used on modules
27017		ST5-80-1.00-L- D-P-TR	Module connector	1 mm	Assembly option on request

The module can be manufactured using other connectors upon request.

## 7.3 Current Rating

Current rating of Samtec Razor Beam LP Terminal/Socket Strip ST5/SS5 B2B connectors is 1.5 A per pin (1 pin powered per row).



# 8 Variants Currently In Production

### Trenz shop TE0803 overview page

English page German page

# 9 Technical Specifications

# 9.1 Absolute Maximum Ratings

Parameter	Min	Max	Unit	Notes / Reference Document
PL_DCIN	-0.3	7	V	TPS82085SIL / EN63A0QI data sheet
DCDCIN	-0.3	7	V	TPS82085SIL / TPS51206PSQ data sheet
LP_DCDC	-0.3	4	V	TPS3106K33DBVR data sheet
GT_DCDC	-0.3	7	V	TPS82085SIL data sheet
PS_BATT	-0.5	2	V	Xilinx DS925 data sheet
VCCO for HD I/O banks	-0.5	3.4	V	Xilinx DS925 data sheet
VCCO for HP I/O banks	-0.5	2	V	Xilinx DS925 data sheet
VREF	-0.5	2	V	Xilinx DS925 data sheet
I/O input voltage for HD I/O banks	-0.55	VCCO + 0.55	V	Xilinx DS925 data sheet
I/O input voltage for HP I/O banks	-0.55	VCCO + 0.55	V	Xilinx DS925 data sheet
PS I/O input voltage (MIO pins)	-0.5	VCCO_PSIO + 0.55	V	Xilinx DS925 data sheet, VCCO_PSIO 1.8V nominally
Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input voltage	-0.5	1.2	V	Xilinx DS925 data sheet
Voltage on input pins of NC7S08P5X 2-Input AND Gate	-0.5	VCC + 0.5	V	NC7S08P5X data sheet, see schematic for VCC
Voltage on input pins (nMR) of TPS3106K33DBVR Voltage Monitor, U41	-0.3	VDD + 0.3	V	TPS3106 data sheet, VDD = LP_DCDC
"Enable"-signals on TPS82085SIL ('EN_LPD')	-0.3	7	V	TPS82085SIL data sheet
Storage temperature (ambient)	-40	100	°C	ROHM Semiconductor SML-P11 Series data sheet

⚠ Assembly variants for higher storage temperature range are available on request.

# 9.2 Recommended Operating Conditions

Parameter	Min	Max	Unit	Notes / Reference Document
PL_DCIN	2.5	6	V	EN63A0QI / TPS82085SIL data sheet




# 10 Revision History

# 10.1 Hardware Revision History

Date	Revision	Notes	<b>Link to PCN</b>	<b>Documentation Link</b>
2016-12-23	01	First production release	_	TE0803-01

Hardware revision number is written on the PCB board together with the module model number separated by the dash.



# 10.2 Document Change History

Date	Revision	Contributors	Description
2018-08-06	v.28	John Hartfiel	typo correction
2017-11-13	v.23	Ali Naseri	• updated B2B connector max. current rating per pin
2017-11-13	v.19	John Hartfiel	rework B2B section
2017-10-19	v.18	John Hartfiel	Removed ES1 Note
2017-08-15	v.17	Vitali Tsiukala	Changed Signals Count in the table B2B-connectors
2017-08-07	v.14	Jan Kumann	<ul> <li>New smaller images.</li> <li>New QSPI Flash MIO mapping table.</li> <li>Temperature information changes.</li> <li>Few corrections.</li> </ul>
2017-05-17	V.4	Ali Naseri	Current TRM release.
2017-05-10	v.1	Ali Naseri	Initial document.



v.28



any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.