

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15354-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F15354/55

TABLE 2: PACKAGES

Device	(S)PDIP	SOIC	SSOP	UQFN (4x4)	UQFN (6x6)
PIC16(L)F15354	•	•	•	•	•
PIC16(L)F15355	•	•	•	•	•

2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-3. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.





			REGIOTEIX		B/ (11100 0		020,	1	1	1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 16										•	
	CPU CORE REGISTERS; see Table 4-3 for specifics										
80Ch	WDTCON0	—	—			WDTPS<4:0>			SWDTEN	dd ddd0	dd dddo
80Dh	WDTCON1	—		WDTCS<2:0>		—		WINDOW<2:0)>	-वेर्वेवे -वेर्वेवे	-বর্বব -বর্বব
80Eh	WDTPSL		•		PSCNT	<7:0>				0000 0000	0000 0000
80Fh	WDTPSH				PSCNT<	<15:8>				0000 0000	0000 0000
810h	WDTTMR	—		WDTTM	R<3:0>		STATE	PSCNT17	PSCNT16	xxxx x000	xxxx x000
811h	BORCON	SBOREN	_			—	—	—	BORRDY	1 q	uu
812h	VREGCON		_			—	—	VREGPM ⁽¹⁾		0-	0-
813h	PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	0011 110q	qqqq qquu
814h	PCON1		_			—	—	MEMV		1-	u-
815h	—				Unimpler	nented					
816h	—				Unimpler	nented					
817h	—				Unimpler	nented					
818h	—				Unimpler	nented					
819h	—				Unimpler	nented					
81Ah	NVMADRL				NVMAD	R<7:0>				xxxx xxxx	uuuu uuuu
81Bh	NVMADRH					NVMADR<14:8	}>			-xxx xxxx	-uuu uuuu
81Ch	NVMDATL				NVMDA	Γ<7:0>				0000 0000	0000 0000
81Dh	NVMDATH		_			NVME	AT<13:8>			00 0000	00 0000
81Eh	NVMCON1		NVMREGS	LWLO	FREE	WRERR	WREN	WR	RD	-000 x000	-000 q000
81Fh	NVMCON2				NVMCON	2<7:0>				XXXX XXXX	uuuu uuuu

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Present only on PIC16F15354/55.

PIC16(L)F15354/55





8.12 Memory Execution Violation

A Memory Execution Violation Reset occurs if executing an instruction being fetched from outside the valid execution area. The different valid execution areas are defined as follows:

- Flash Memory: Table 4-1 shows the addresses available on the PIC16(L)F15354/55 devices based on user flash size. Execution outside this region generates a memory execution violation.
- Storage Area Flash (SAF): If Storage Area Flash (SAF) is enabled (Section 4.2.3 "Storage Area Flash"), the SAF area (Table 4-2) is not a valid execution area.

Prefetched instructions that are not executed do not cause memory execution violations. For example, a GOTO instruction in the last memory location will prefetch from an invalid location; this is not an error. If an instruction from an invalid location tries to execute, the memory violation is generated immediately, and any concurrent interrupt requests are ignored. When a memory execution violation is generated, the device is reset and flag MEMV is cleared in PCON1 (Register 8-3) to signal the cause. The flag needs to be set in code after a memory execution violation

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
		NVMIE	NCO1IE				CWG1IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	are set		
bit 7-6	Unimplemen	ted: Read as '	0'.				
bit 5	NVMIE: NVM	Interrupt Enab	ole bit				
	1 = NVM tas 0 = NVM int	sk complete int errupt not enat	errupt enable bled	d			
bit 4	NCO1IE: NCO	O Interrupt Ena	ble bit				
	1 = NCO rol	lover interrupt	enabled				
h # 0 4		lover interrupt	disabled				
DIT 3-1	Unimplemen	ted: Read as	0.				
bit 0		mplementary V	Vaveform Gen	erator (CWG)	2 Interrupt Enat	ble bit	
	0 = CWG1 in	nterrupt disable	ed ed				
Note: Bit	t PEIE of the IN	TCON register	must be				
se	t to enable ar	ny peripheral	interrupt				
CO	ntrolled by regis	ters PIE1-PIE7	' .				

REGISTER 10-9: PIE7: PERIPHERAL INTERRUPT ENABLE REGISTER 7

PIC16(L)F15354/55

FIGURE 13-5: PROGRAM FLASH MEMORY (PFM) WRITE FLOWCHART



REGISTER 14-22:	ODCONC: PORTC OPEN-DRAIN CONTROL REGISTER
-----------------	---

bit 7							bit 0
ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0
R/W-0/0							

Legena:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

ODCC<7:0>: PORTC Open-Drain Enable bits

For RC<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 14-23: SLRCONC: PORTC SLEW RATE CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRC7 | SLRC6 | SLRC5 | SLRC4 | SLRC3 | SLRC2 | SLRC1 | SLRC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SLRC<7:0>: PORTC Slew Rate Enable bits

For RC<7:0> pins, respectively

1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

REGISTER 14-24: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLC7 | INLVLC6 | INLVLC5 | INLVLC4 | INLVLC3 | INLVLC2 | INLVLC1 | INLVLC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLC<7:0>: PORTC Input Level Select bits

For RC<7:0> pins, respectively

 $\ensuremath{\mathtt{1}}$ = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

Output	D	Remappable to Pins of PORTx				
Signal Name	Register Value	PIC16(L)F15354/55				
•	5	PORTA	PORTB	PORTC		
CLKR	0x1B		٠	•		
NCO10UT	0x1A	•		•		
TMR0	0x19		٠	•		
SDO2/SDA2	0x18		٠	•		
SCK2/SCL2	0x17		٠	•		
SDO1/SDA1	0x16		•	•		
SCK1/SCL1	0x15		٠	•		
C2OUT	0x14	•		•		
C10UT	0x13	•		•		
DT2	0x12		٠	•		
TX2/CK2	0x11		٠	•		
DT1	0x10		•	•		
TX1/CK1	0x0F		٠	•		
PWM6OUT	0x0E	•		•		
PWM5OUT	0x0D	•		•		
PWM4OUT	0x0C		•	•		
PWM3OUT	0x0B		•	•		
CCP2	0x0A		•	•		
CCP1	0x09		٠	•		
CWG1D	0x08		٠	•		
CWG1C	0x07		٠	•		
CWG1B	0x06		•	•		
CWG1A	0x05		•	•		
CLC4OUT	0x04		•	•		
CLC3OUT	0x03		•	•		
CLC2OUT	0x02	•		•		
CLC10UT	0x01	•		•		

TABLE 15-3:PPS OUTPUT SIGNAL
ROUTING OPTIONS

			-						
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
ADFM		ADCS<2:0>		—	—	ADPRE	EF<1:0>		
bit 7					-		bit 0		
Legend:									
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
u = Bit is ur	nchanged	x = Bit is unkr	iown	-n/n = Value	at POR and BC	OR/Value at all o	other Resets		
'1' = Bit is s	set	'0' = Bit is clea	ared						
 bit 7 ADFM: ADC Result Format Select bit 1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion result is loaded. 0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded. 									
bit 6-4	ADCS<2:0>: 111 = ADCR 110 = Fosc/ 101 = Fosc/ 100 = Fosc/ 011 = ADCR 010 = Fosc/ 001 = Fosc/ 001 = Fosc/ 000 = Fosc/	ADC Conversion C (dedicated R 64 16 4 C (dedicated R 32 8 2	on Clock Sele C oscillator) C oscillator)	ect bits					
bit 3-2	Unimplemer	ted: Read as ')'						
bit 1-0	bit 1-0 ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module ⁽¹⁾ 10 = VREF+ is connected to external VREF+ pin ⁽¹⁾ 01 = Reserved 00 = VREF+ is connected to VDD								
Note 1:	When selecting th specification exist	e VREF+ pin as s. See Table 37	the source of -14 for details	the positive ref	ference, be awa	are that a minin	num voltage		

REGISTER 20-2: ADCON1: ADC CONTROL REGISTER 1

PIC16(L)F15354/55

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	119
PIE1	OSFIE	CSWIE	_	—	—	—	—	ADIE	121
PIR1	OSFIF	CSWIF	_	—	_	_	-	ADIF	129
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	173
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	178
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	183
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	174
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	179
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	184
ADCON0			CHS<	5:0>			GO/DONE	ADON	229
ADCON1	ADFM	A	ADCS<2:0>	>	—	—	ADPREF	<1:0>	230
ADACT	—	—	—	—		ADA	CT<3:0>		231
ADRESH	ADRESH<7:0>							232	
ADRESL				ADRESL<7:0>					
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	216			
DAC1CON1	—	_	_			DAC1R<4	:0>		238
OSCSTAT1	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	_	PLLR	110

TABLE 20-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: – = unimplemented read as '0'. Shaded cells are not used for the ADC module.

Note 1: Unimplemented, read as '1'.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
PSYNC ^{(1,}	2) CKPOL ⁽³⁾	CKSYNC ^(4, 5)		MODE<4:0> ^(6, 7)				
bit 7	÷	· · · · · ·					bit 0	
Legend:								
R = Readab	le bit	W = Writable bit		U = Unimpleme	nted bit, read as	ʻ0'		
u = Bit is une	changed	x = Bit is unknov	vn	-n/n = Value at	POR and BOR/V	alue at all other	Resets	
'1' = Bit is se	et	'0' = Bit is cleare	d					
bit 7	PSYNC: Time	rx Prescaler Synch	ronization Ena	ble bit ^(1, 2)				
	1 = TMRx Pr	escaler Output is s	ynchronized to	Fosc/4				
h # 0			ot synchronize	u 10 FOSC/4				
DIE O	1 = Falling er	rx Clock Polarity S	election bit	scaler				
	0 = Rising ed	lge of input clock c	locks timer/pre	scaler				
bit 5	CKSYNC: Tim	erx Clock Synchro	nization Enable	e bit ^(4, 5)				
	1 = ON regis	ter bit is synchroniz	zed to TMR2_c	lk input				
	0 = ON regis	ter bit is not synchi	ronized to TMR	2_clk input				
bit 4-0	MODE<4:0>:	Timerx Control Mo	de Selection bi	ts ^(6, 7)				
	See Table 27-1							
Note 1:	Setting this bit ens	ures that reading T	MRx will return	n a valid value.				
2:	When this bit is '1'	, Timer2 cannot op	erate in Sleep	mode.				
3:	CKPOL should not	t be changed while	ON = 1.					
4:	Setting this bit ens	ures glitch-free op	eration when th	e ON is enabled	or disabled.			
5:	When this bit is se	t then the timer op	eration will be c	lelayed by two TN	/IRx input clocks	after the ON bit	is set.	
6:	6: Unless otherwise indicated, all modes start upon ON = 1 and stop upon ON = 0 (stops occur without affecting the value of TMRx).							

REGISTER 27-3: T2HLT: TIMERx HARDWARE LIMIT CONTROL REGISTER

7: When TMRx = PRx, the next clock clears TMRx, regardless of the operating mode.

28.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the capture source, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxMODE<3:0> bits of the CCPxCON register:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIR6 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 28-1 shows a simplified diagram of the capture operation.

28.1.1 CAPTURE SOURCES

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCPx pin is configured as an output,
	a write to the port can cause a capture
	condition.

The capture source is selected by configuring the CCPxCTS<2:0> bits of the CCPxCAP register. The following sources can be selected:

- CCPxPPS input
- C1OUT_sync
- C2OUT_sync
- IOC_interrupt
- LC1_out
- LC2_out
- LC3_out
- LC4_out





29.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

29.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

29.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.

TABLE 29-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 29-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

29.1.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
- 3. Load the PR2 register with the PWM period value, as determined by Equation 29-1.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 29-2.
- 5. Configure and start Timer2:
- Clear the TMR2IF interrupt flag bit of the PIR4 register.
- Select the Timer2 prescale value by configuring the CKPS<2:0> bits of the T2CON register.
- Enable Timer2 by setting the Timer2 ON bit of the T2CON register.

- 6. Wait until the TMR2IF is set.
- 7. When the TMR2IF flag bit is set:
- Clear the associated TRIS bit(s) to enable the output driver.
- Route the signal to the desired pin by configuring the RxyPPS register.
- Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

32.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULES

32.1 MSSP Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 32-1 is a block diagram of the SPI interface module.





36.2 General Format for Instructions

TABLE 36-3: INSTRUCTION SET

Mnemonic,		Description			14-Bit	Opcode	•	Status	Notos
Ореі	rands	Dooripiion		MSb			LSb	Affected	NOLES
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	DWF f, d Add W and f 1 00 0111 dfff		ffff	C, DC, Z	2				
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	z	2
IORWF	f. d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	z	2
MOVE	f. d	Move f	1	0.0	1000	dfff	ffff	z	2
MOVWF	f	Move W to f	1	0.0	0000	1fff	ffff		2
RIF	fd	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	2
RRF	fd	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	2
SUBWE	f d	Subtract W from f	1	00	0010	dfff	ffff		2
SUBWEB	f d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C DC Z	2
SWAPE	fd	Swap nibbles in f	1	00	1110	dfff	ffff	0, 00, 2	2
XORWE	f d	Exclusive OR W with f	1	00	0110	dfff	ffff	7	2
	i, u	BYTE ORIENTED SKIP			0110	uIII	TTTT	2	2
DE0507	fd	Decrement f Skin if 0	1(2)		1011	afff	ffff		1 2
DECESZ	f d	Increment f. Skip if 0	1(2)	00	1111	dfff	LLLL FFFF		1, 2
INCESZ	1, u		1(2)	00		alli	LLLL		1, 2
	-	BIT-ORIENTED FILE REGIST	ER OPER	ATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	1	BIT-ORIENTED SKIP O	PERATIO	NS				1	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	OPERATIO	NS							
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W 1		11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR 1		00	000	0k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
<u> </u>			L	-	-	-		l	1

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

37.2 Standard Operating Conditions

57.2 Standard Operating Conditions	
The standard operating conditions for any device are defined as:	
Operating Voltage:VDDMIN \leq VDD \leq VDDMAXOperating Temperature:TA_MIN \leq TA \leq TA_MAX	
VDD — Operating Supply Voltage ⁽¹⁾	\searrow
PIC16LF15354/55	\sim
VDDMIN (Fosc ≤ 16 MHz)	+1.8V
VDDMIN (Fosc ≤ 32 MHz)	+2.5V
VDDMAX	+3.6V
PIC16F15354/55	
VDDMIN (Fosc ≤ 16 MHz)	+2.3V
VDDMIN (Fosc ≤ 32 MHz)	+2.5V
VDDMAX	+5.5V
TA — Operating Ambient Temperature Range	
Industrial Temperature	
Ta_min	40°C
Та_мах	+85°C
Extended Temperature	
TA_MIN	40°C
Та_мах	. +125°C
Note 1: See Parameter Supply Voltage, DS Characteristics: Supply Voltage.	

 \land

PIC16LF	-15354/55		Standard Operating Conditions (unless otherwise								
		stated)									
PIC16F15354/55											
Param.							\bigcirc	Conditions			
No.	Symbol	Device Characteristics	Min.	Тур.†	Max.	Units	VDD	Note			
D100	IDD _{XT4}	XT = 4 MHz	—	360	600	μA	3.0∨				
D100	IDD _{XT4}	XT = 4 MHz	_	380	700	μΑ	3.00				
D101	IDD _{HFO16}	HFINTOSC = 16 MHz	-	1.4	2.0	MA	3.0				
D101	IDD _{HFO16}	HFINTOSC = 16 MHz		1.5	2,1	≻ mA	3 .0∨				
D102	IDD _{HFOPLL}	HFINTOSC = 32 MHz		2.6	3.6	/mA `	⊂3.0V				
D102	IDD _{HFOPLL}	HFINTOSC = 32 MHz	$\left \right\rangle$	2.7	3,7	mA	3.0V				
D103	IDD _{HSPLL32}	HS+PLL = 32 MHz	_	2.6	3.6	∕mA	3.0V				
D103	IDD _{HSPLL32}	HS+PLL = 32 MHz		21	3.7	mA	3.0V				
D104	IDDIDLE	IDLE mode, HFINTOSC = 16 MHz	X	1.05	Z	mA	3.0V				
D104	IDDIDLE	IDLE mode, HFINTOSC = 16 MHz	\nearrow	1.15	_	mA	3.0V				
D105	IDD _{DOZE} (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16		1.1		mA	3.0V				
D105	IDD _{DOZE} (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	\triangleright	1.2	—	mA	3.0V				

TABLE 37-2: SUPPLY CURRENT (IDD)^(1,2,4)

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins are outputs driven low, MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: $IDD_{DOZE} = [IDD_{IDLE} / (N_1)/N] + IDD_{HFO} 16/N$ where N = DOZE Ratio (Register 11-2).

- 4: PMD bits are all in the default state, no modules are disabled.
- 5: = LF device

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾	<u>×</u>	<u>/xx</u>	xxx	Exa	amples	3:
Device	Tape and Reel Option	Temperature Range	Package	Pattern	a)	PIC16 Exten SPDIF	6(L)F15354/55- E/SP ded temperature P package
Device:	PIC16F15354 PIC16F15355	PIC16LF15354 PIC16LF15355					
Tape and Reel Option:	Blank = Stan T = Tape	dard packaging (tu e and Reel ⁽¹⁾	ube or tray)				
Temperature Range:	I = -40 E = -40	°C to +85°C (°C to +125°C (Industrial) Extended)				
Package: ⁽²⁾	MV = 28- SO = 28- SP = 28- SS = 28-	lead UQFN 4x4mr lead SOIC lead SPDIP lead SSOP	n and 6x6mm		Not	e 1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.
Pattern:	QTP, SQTP, C (blank otherwi	ode or Special Re se)	quirements			2:	Check with your Microchip Sales Office for package availability with the Tape and Reel option. Small form-factor packaging options may be available. Please check <u>www.microchip.com/packaging</u> for small-form factor package availability, or contact your local Sales Office.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

'Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0987-8