

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

÷ХГ

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	224 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf15354t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **PIN ALLOCATION TABLES**

Preliminary

TABLE 3:

#### 28-Pin PDIP/SOIC/SSOP 28-Pin UQFN Reference Comparator I/O<sup>(2)</sup> ADC C1IN0-2 RA0 27 ANA0 \_ C2IN0-C1IN1-RA1 3 28 ANA1 \_ \_ C2IN1-C1IN0+ RA2 4 1 ANA2 DAC10UT1 \_ \_ C2IN0+ RA3 5 2 ANA3 VREF+ C1IN1+ \_ DAC1REF+ RA4 6 3 ANA4 \_ RA5 7 4 ANA5 \_ \_ \_ RA6 10 7 ANA6 \_ \_ \_ RA7 9 6 ANA7 — \_ \_ RB0 21 18 ANB0 C2IN1+ \_ \_ C1IN3-RB1 22 19 ANB1 \_ \_ C2IN3-RB2 23 20 ANB2 \_ \_ \_

ANB3

ANB4

ADACT<sup>(1)</sup>

ANB5

ANB6

ANB7

C1IN2-

C2IN2-

\_

\_

\_

\_

\_

\_

\_

—

\_

\_

\_

\_

—

\_

RB3

RB4

RB5

RB6

RB7

21

22

23

24

25

24

25

26

27

28

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note

28-PIN ALLOCATION TABLE (PIC16(L)F15354, PIC16(L)F15355)

NC0

Timers

\_

\_

\_

**TOCKI** 

\_

\_

\_

\_

\_

\_

\_

\_

T1G<sup>(1)</sup>

\_

\_

PWM

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

CCP

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

—

CWG

\_

\_

\_

\_

\_

\_

CWG1IN<sup>(1)</sup>

\_

\_

\_

\_

\_

\_

DAC

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

—

DAC10UT2

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers. 3:

These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C 4: specific or SMBus input buffer thresholds.

EUSART

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

TX2

CK2(1)

RX2

DT2<sup>(1)</sup>

ZCD

\_

\_

\_

\_

\_

\_

ZCD1

\_

\_

\_

—

MSSP

\_

\_

\_

SS1(1)

\_

\_

SS2(1)

SCK2.

SCL2(1,4)

SDA2,

SDI2(1,4)

\_

\_\_\_\_

\_

\_

\_

Interrupt

IOCA0

IOCA1

IOCA2

IOCA3

IOCA4

IOCA5

IOCA6

IOCA7

INT<sup>(1)</sup>

IOCB0

IOCB1

IOCB2

IOCB3

IOCB4

IOCB5

IOCB6

IOCB7

CLKR

\_

\_

—

\_

\_

\_

—

\_

\_

\_

\_

\_

\_

\_

—

\_

CLC

CLCIN0<sup>(1)</sup>

CLCIN1<sup>(1)</sup>

\_

—

\_

\_

\_

\_

\_

\_

\_

\_

\_

\_

CLCIN2<sup>(1)</sup>

CLCIN3(1)

Pull-up

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Υ

Basic

\_

\_\_\_\_

\_

\_

\_ CLKOUT

OSC2 CLKIN

OSC1

\_

\_

\_

\_

**ICSPCLK** 

**ICSPDAT** 

	C
	0
	Y
	Į.
	5
	ယ
	Сī
	Ň
	Ţ
	S
	~

#### 1.1 Register and Bit Naming Conventions

#### 1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

#### 1.1.2 BIT NAMES

There are two variants for bit names:

- Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

#### 1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

#### 1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

#### 1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CON0bits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

MOVLW ~(1<<G1MD1) ANDWF COG1CON0,F MOVLW 1<<G1MD2 | 1<<G1MD0 IORWF COG1CON0,F

#### Example 2:

BSF	COG1CON0,G1MD2
BCF	COG1CON0,G1MD1
BSF	COG1CON0,G1MD0

#### 1.1.3 REGISTER AND BIT NAMING EXCEPTIONS

#### 1.1.3.1 Status, Interrupt, and Mirror Bits

Status, interrupt enables, interrupt flags, and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

#### 1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP

Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0-/C2IN0-/CLCIN0 <sup>(1)</sup> /	RA0	TTL/ST	CMOS/OD	General purpose I/O.
IOCAU	ANA0	AN	—	ADC Channel A0 input.
	C1IN0-	AN	—	Comparator 1 negative input.
	C2IN0-	AN	-	Comparator 2 negative input.
	CLCIN0 <sup>(1)</sup>	TTL/ST	-	Configurable Logic Cell source input.
	IOCA0	TTL/ST	_	Interrupt-on-change input.
RA1/ANA1/C1IN1-/C2IN1-/CLCIN1 <sup>(1)</sup> /	RA1	TTL/ST	CMOS/OD	General purpose I/O.
IUCAT	ANA1	AN	-	ADC Channel A1 input.
	C1IN1-	AN		Comparator 1 negative input.
	C2IN1-	AN		Comparator 2 negative input.
	CLCIN1 <sup>(1)</sup>	TTL/ST		Configurable Logic Cell source input.
	IOCA1	TTL/ST	_	Interrupt-on-change input.
RA2/ANA2/C1IN0+/C2IN0+/VREF-/	RA2	TTL/ST	CMOS/OD	General purpose I/O.
DACTOOT MOCAZ	ANA2	AN	_	ADC Channel A2 input.
	C1IN0+	AN		Comparator 2 positive input.
	C2IN0+	AN		Comparator 2 positive input.
	DAC1OUT1	_	AN	Digital-to-Analog Converter output.
	IOCA2	TTL/ST	_	Interrupt-on-change input.
RA3/ANA3/C1IN1+/VREF+/IOCA3/	RA3	TTL/ST	CMOS/OD	General purpose I/O.
DACIREFT	ANA3	AN	-	ADC Channel A3 input.
	C1IN1+	AN		Comparator 1 positive input.
	VREF+	AN		External ADC and/or DAC positive reference input.
	IOCA3	TTL/ST	-	Interrupt-on-change input.
	DAC1REF+	TTL/ST	AN	DAC positive reference.
RA4/ANA4/T0CKI <sup>(1)</sup> /IOCA4	RA4	TTL/ST	CMOS/OD	General purpose I/O.
	ANA4	AN	_	ADC Channel A4 input.
	T0CKI <sup>(1)</sup>	TTL/ST	_	Timer0 clock input.
	IOCA4	TTL/ST	-	Interrupt-on-change input.
RA5/ANA5/SS1 <sup>(1)</sup> /IOCA5	RA5	TTL/ST	CMOS/OD	General purpose I/O.
	ANA5	AN		ADC Channel A5 input.
	SS1 <sup>(1)</sup>	TTL/ST	_	MSSP1 SPI slave select input.
	IOCA5	TTL/ST	_	Interrupt-on-change input.

TABLE 1-2: PIC16(L)F15354/55 PINOUT DESCRIPTION

Legend:AN= Analog input or output<br/>TTLCMOS= CMOS compatible input or output<br/>STOD= Open-Drain<br/>I^2CHV= High VoltageXTAL= Crystal levelsI2C= Schmitt Trigger input with I2C

Note 1

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal.
 All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin

 All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTX pin options as described in Table 15-3.
 The several PORTX pin the several port of the several port

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

	Bank 60	Bank 61		Bank 62	Bank 63		
1E0Ch	_	1E8Ch	_	1F0Ch	—	1F8Ch	—
1E0Dh		1E8Dh	_	1F0Dh	_	1F8Dh	—
1E0Eh	_	1F8Fh	_	1F0Fh	_	1F8Eh	_
1E0Fh	CLCDATA	1E8Fh	PPSLOCK	1F0Fh	_	1F8Fh	_
1F10h	CLC1CON	1F90h	INTPPS	1F10h	RA0PPS	1F90h	_
1E10h	CLC1POL	1E0011	TOCKIPPS	1F11h	RA1PPS	1F91h	_
1E12h	CLC1SEL0	1E011	T1CKIPPS	1E12h	RA2PPS	1F92h	_
1E13h	CLC1SEL1	1E02h	T1GPPS	1E13h	RA3PPS	1F93h	_
1E10h	CLC1SEL2	1E00h	_	1F14h	RA4PPS	1F94h	_
1E15h	CLC1SEL3	1E95h		1E15h	RA5PPS	1F95h	_
1E16h	CLC1GLS0	1E96h	_	1E16h	RA6PPS	1F96h	_
1E17h	CLC1GLS1	1E97h	_	1E17h	RA7PPS	1F97h	_
1E18h	CLC1GLS2	1E98h	_	1E18h	RB0PPS	1F98h	_
1E10h	CI C1GI S3	1E90h		1F19h	RB1PPS	1F99h	_
1E10h		1E9Ah		1F1Ah	RB2PPS	1F9Ah	
1E1Rh	CLC2POI	1E0Rh		1E1Ph	RB3PPS	1F9Rh	_
1E1Ch	CLC2SEL0	1E0Ch	T2INPPS	1E1Ch	RB4PPS	1E9Ch	_
	CLC2SEL1	1E901	-	1E1Dh	RB5PPS	1F9Dh	
	CLC2SEL2	1E9DII			PB6PPS	1F0Eb	
		15951				1E0Eb	
1E1FN		1E9FN		1F1F0	PCOPPS	1000	
1E2011	CLC2GL30			1F201	PC1PPS		
1E2111			CCD2DDS	15211	PC2PPS		
1E220		1EA2N	GGFZFF3	1F220	RC2FF3	1FA2N	
1E230		1EA3N		1F230	RCJFF 3	1FA3N	
1E24n		1EA4n		1F24n	RC4FF3	1FA4n	—
1E200		1EADI		1F200	PC6PPS	1FAOI	
1E2011	CLC3SEL1	1EA011		1E27h	RC7PPS	1EA76	
1E2711	CLC3SEL2	1EA/11		1E20h		1EA96	
1E2011	CLC3SEL3	1EA0h		1E20h		1EA0h	
1E2911	CLC3GLS0	1EA911		1F2911		1FA9II	
1E2Rh	CLC3GLS1	1E/001		1E2Rh		1EA Ph	
1E2Ch	CLC3GLS2	1EACh		1E2Ch	_	1EACh	
1E201	CLC3GLS3			1E2Dh	_		_
1E2Eh		1EAEb		1E2Eb	_	1646h	_
1E2Eh	CLC4POI	1EAEh		1E2Eb	_		_
1E2FII	CLC4SEL0	1EAFII 1EB0h		1E20b			
1001			CWG1PPS	15216			
1E3111		1ED111	-	1E22h		15010	
1E3211	CLC4SEL3	1ED2II		1E3211		1ED20	
1E331				45046			
100411		1EB4n		1F34N	_	1FB4n	
1E301		1EB0II		15001		1FB30	
10011		1EB6n		1F360	_	1FB6n	
1E3/h	GLC4GL33	1EB/n		1F3/N 1F38b		1FB/N	—
1E38h		1EB8h		11 3011	ANSELA	1FB80	
1E39h		1EB9h		1F39h		1FB9n	
1E3Ah	—	1EBAh		1F3Ah		1FBAN	_
1E3Bh	_	1EBBh		1F3Bh	SLRCONA	1FBBh	—
1E3Ch	—	1EBCh		1F3Ch	INLVLA	1FBCh	_
1E3Dh	—	1EBDh		1F3Dh	IUCAP	1FBDh	_
1E3Eh	_	1EBEh	ULUIN3PPS	1F3Eh		1FBEh	_
1E3Fh	—	1EBFh	—	1F3Fh	IUCAF		—
1E40h	—	1EC0h	—	1F40h	_	1FC0h	—
1E41h	—	1EC1h	—	1F41h	_	1FC1h	—
1E42h	—	1EC2h		1⊦42h	—	1FC2h	—

#### TABLE 4-8: PIC16(L)F15354/55 MEMORY MAP, BANKS 60, 61, 62, AND 63

Legend: = Unimplemented data memory locations, read as '0'

				001111/1	B/titite 0						
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 15											
	CPU CORE REGISTERS; see Table 4-3 for specifics										
78Ch  795h	_		Unimplemented						_	_	
796h	PMD0	SYSCMD	FVRMD	—	—	—	NVMMD	CLKRMD	IOCMD	00000	00000
797h	PMD1	NCO1MD	—	—	—	—	TMR2MD	TMR1MD	TMR0MD	0000	0000
798h	PMD2	_	DAC1MD	ADCMD	—	—	CMP2MD	CMP1MD	ZCDMD	-00000	-00000
799h	PMD3	_	—	PWM6MD	PWM5MD	PWM4MD	PWM3MD	CCP2MD	CCP1MD	00 0000	00 0000
79Ah	PMD4	UART2MD	UART1MD	MSSP2MD	MSSP1MD	—	—	_	CWG1MD	00000	00000
79Bh	PMD5	_	—	—	CLC4MD	CLC3MD	CLC2MD	CLC1MD	_	0 000-	0 000-
79Ch	—				Unimpler	nented					
79Dh	_				Unimpler	mented					
79Eh	_				Unimpler	mented					
79Fh	_				Unimpler	mented					

#### TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

TABLE 4-10:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (	(CONTINUED)
-------------	--	-------------

						•	,				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 61 (0	Continued)										
1EC5h	SSP1CLKPPS	—	—			SSP1CL	_KPPS<5:0>			01 0011	uu uuuu
1EC6h	SSP1DATPPS	—	—			SSP1D/	ATPPS<5:0>			01 0100	uu uuuu
1EC7h	SSP1SSPPS	—	—		SSP1SSPPS<5:0>						uu uuuu
1EC8h	SSP2CLKPPS	—	—		SSP2CLKPPS<5:0>					00 1001	uu uuuu
1EC9h	SSP2DATPPS	—	—		SSP2DATPPS<5:0>					00 1000	uu uuuu
1ECAh	SSP2SSPPS	—	—			SSP2S	SPPS<5:0>			00 1000	uu uuuu
1ECBh	RX1DTPPS	—	—			RX1D1	[PPS<5:0>			01 0111	uu uuuu
1ECCh	TX1CKPPS	—	—			TX1Ck	(PPS<5:0>			01 0110	uu uuuu
1ECDh	RX2DTPPS	—	—			RX2D1	[PPS<5:0>			00 1111	uu uuuu
1ECEh	TX2CKPPS	—	—		TX2CKPPS<5:0>					00 1110	uu uuuu
1ECFh  1EEFh	_				Unimpler	nented				_	_

© 2016 Microchip Technology Inc.

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

#### 6.1 Microchip Unique identifier (MUI)

The PIC16(L)F15354/55 devices are individually encoded during final manufacturing with a Microchip Unique Identifier, or MUI. The MUI cannot be erased by a Bulk Erase command or any other user-accessible means. This feature allows for manufacturing traceability of Microchip Technology devices in applications where this is a required. It may also be used by the application manufacturer for a number of functions that require unverified unique identification, such as:

- Tracking the device
- Unique serial number

The MUI consists of nine program words. When taken together, these fields form a unique identifier. The MUI is stored in nine read-only locations, located between 8100h to 8109h in the DIA space. Table 6-1 lists the addresses of the identifier words.

Note:	For applications that require verified unique
	identification, contact your Microchip Tech-
	nology sales office to create a Serialized
	Quick Turn Programming option.

#### 6.2 External Unique Identifier (EUI)

The EUI data is stored at locations 810Ah to 8111h in the program memory region. This region is an optional space for placing application specific information. The data is coded per customer requirements during manufacturing. The EUI cannot be erased by a Bulk erase command.

Note: Data is stored in this address range on receiving a request from the customer. The customer may contact the local sales representative, or Field Applications Engineer, and provide them the unique identifier information that is required to be stored in this region.

## 6.3 Analog-to-Digital Conversion Data of the Temperature Sensor

The purpose of the temperature sensor module is to provide a temperature-dependent voltage that can be measured by an analog module. **Section 19.0 "Temperature Indicator Module**" explains the operation of the Temperature Indicator module and defines terms such as the low range and high range settings of the sensor.

The DIA table contains the internal ADC measurement values of the temperature sensor for low and high range at fixed points of reference. The values are measured during test and are unique to each device. The right-justified ADC readings are stored in the DIA memory region. The calibration data can be used to plot the approximate sensor output voltage, VTSENSE vs. Temperature curve without having to make calibration measurements in the application.

- **TSLR<3:1>**: Address 8112h to 8114h store the measurements for the low range setting of the temperature sensor at VDD = 3V.
- TSHR<3:1>: Address 8115h to 8117h store the measurements for the high range setting of the temperature sensor at VDD = 3V.

The stored measurements are made by the device ADC using the internal  $V_{REF} = 2.048V$ .

#### 6.4 Fixed Voltage Reference Data

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter

For more information on the FVR, refer to **Section 18.0 "Fixed Voltage Reference (FVR)"**.

The DIA stores measured FVR voltages for this device in mV for the different buffer settings of 1x, 2x or 4x at program memory locations 8118h to 811Dh.

- FVRA1X stores the value of ADC FVR1 Output voltage for 1x setting (in mV)
- FVRA2X stores the value of ADC FVR1 Output Voltage for 2x setting (in mV)
- FVRA4X stores the value of ADC FVR1 Output Voltage for 4x setting (in mV)
- FVRC1X stores the value of Comparator FVR2 output voltage for 2x setting (in mV)
- FVRC2X stores the value of Comparator FVR2 output voltage for 2x setting (in mV)
- FVRC4X stores the value of Comparator FVR2 output voltage for 4x setting (in mV)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
bit 7							bit 0
Legend:	Legend:						
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				

#### REGISTER 14-13: WPUB: WEAK PULL-UP PORTB REGISTER

'0' = Bit is cleared

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits 1 = Pull-up enabled

0 = Pull-up disabled

'1' = Bit is set

#### REGISTER 14-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCB7   | ODCB6   | ODCB5   | ODCB4   | ODCB3   | ODCB2   | ODCB1   | ODCB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODCB<7:0>:** PORTB Open-Drain Enable bits

For RB<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 14-20: AN	NSELC: PORTC ANALOG	SELECT REGISTER
--------------------	---------------------	-----------------

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSC7   | ANSC6   | ANSC5   | ANSC4   | ANSC3   | ANSC2   | ANSC1   | ANSC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

ANSC<7:0>: Analog Select between Analog or Digital Function on Pins RC<7:0>, respectively<sup>(1)</sup> bit 7-0 0 = Digital I/O. Pin is assigned to port or digital special function.
 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### **REGISTER 14-21: WPUC: WEAK PULL-UP PORTC REGISTER**

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUC7   | WPUC6   | WPUC5   | WPUC4   | WPUC3   | WPUC2   | WPUC1   | WPUC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

WPUC<7:0>: Weak Pull-up Register bits bit 7-0

1 = Pull-up enabled 0 = Pull-up disabled

#### 20.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 20-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.





#### 20.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

#### 20.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin will be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 14.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined							
	as a digital input may cause the input							
	buffer to conduct excess current.							

#### 20.1.2 CHANNEL SELECTION

There are several channel selections available:

- Seven Port A channels
- · Seven Port B channels
- · Seven Port C channels
- Temperature Indicator
- · DAC output
- Fixed Voltage Reference (FVR)
- · AVss (Ground)

The CHS<5:0> bits of the ADCON0 register (Register 20-1) determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 20.2 "ADC Operation"** for more information.

#### 20.1.3 ADC VOLTAGE REFERENCE

The ADPREF<1:0> bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 2.048V
- FVR 4.096V (Not available on LF devices)

The ADPREF bit of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See Section 18.0 "Fixed Voltage Reference (FVR)" for more details on the Fixed Voltage Reference.

#### 20.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS<2:0> bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- · Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · ADCRC (dedicated RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 20-2.

For correct conversion, the appropriate TAD specification must be met. Refer to Table 37-13 for more information. Table 20-1 gives examples of appropriate ADC clock selections.

**Note:** Unless using the ADCRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

#### 24.7 Operation During Sleep

The ZCD current sources and interrupts are unaffected by Sleep.

#### 24.8 Effects of a Reset

The ZCD circuit can be configured to default to the active or inactive state on Power-on-Reset (POR). When the ZCDDIS Configuration bit is cleared, the ZCD circuit will be active at POR. When the ZCD Configuration bit is set, the EN bit of the ZCDxCON register must be set to enable the ZCD module.

#### 26.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is 16-bit timer/counters with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 2-bit prescaler
- Clock source for optional comparator synchronization
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- · Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- · Selectable Gate Source Polarity
- Gate Toggle mode
- · Gate Single-Pulse mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 26-1 is a block diagram of the Timer1 module.

This device has one instance of Timer1 type modules.



#### FIGURE 26-1: TIMER1 BLOCK DIAGRAM

# PIC16(L)F15354/55

<b>REGISTER 2</b>	8-6: CCPT	MRS1: CCP	TIMERS CO	NTROL 1 REC	SISTER			
U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	
_	_	—	_	P2TSEL<1:0>		C1TSE	C1TSEL<1:0>	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Reset				
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-4	Unimplemen	ted: Read as '	0'					
bit 3-2	P2TSEL<1:0>: PWM2 Timer Selection 11 = PWM2 based on TMR2 10 = PWM2 based on TMR2 01 = PWM2 based on TMR2 00 = Reserved							
bit 1-0	C1TSEL<1:0>: CCP1 Timer Selection 11 = CCP1 based on TMR1 (Capture/Compare) or TMR2 (PWM) 10 = CCP1 based on TMR1 (Capture/Compare) or TMR2 (PWM) 01 = CCP1 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved							

#### 32.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 32-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 32-6, Figure 32-8, Figure 32-9 and Figure 32-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPxADD + 1))

Figure 32-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



FIGURE 32-6: SPI MODE WAVEFORM (MASTER MODE)



### **FIGURE 32-20:**

PIC16(L)F15354/55

## 32.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 32-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

#### FIGURE 32-27: REPEATED START CONDITION WAVEFORM



#### 32.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of  $\overline{ACK}$  is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 32-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

#### 32.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

#### 32.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

WCOL must be cleared by software before the next transmission.

#### 32.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ( $\overrightarrow{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overrightarrow{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

32.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPx-CON2 register. Interrupt is generated once the Stop/Restart condition is complete.

### 33.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 33.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- · Sleep
- CREN bit is always set, therefore the receiver is never idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCxREG register. If the RXxIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 33.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RXxIF bit will be set when reception is complete. An interrupt will be generated if the RXxIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCxSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCxREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

#### **39.2 MPLAB XC Compilers**

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

#### 39.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
  assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

#### 39.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 39.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility