



#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	224 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf15355-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2016	
Microchip	
) Technology	
Inc.	

0

I/O <sup>(2)</sup>	28-Pin PDIP/SOIC/SSOP	28-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	Timers	ССР	PWM	CWG	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RC0	11	8	ANC0	_	_	_	_	SOSCO T1CKI	_	—	—	_		_	-	_	IOCC0	Y	—
RC1	12	9	ANC1	_	—	—	_	SOSCI	CCP2 <sup>(1)</sup>	_	—	-	_	—	-	_	IOCC1	Y	-
RC2	13	10	ANC2	—	—	—	_	—	CCP1 <sup>(1)</sup>	—	—	—	—	—	—	_	IOCC2	Y	—
RC3	14	11	ANC3	_		_	_	T2IN <sup>(1)</sup>	_	_	_	SCL1, SCK1 <sup>(1,4)</sup>	_	_	_	_	IOCC3	Y	_
RC4	15	12	ANC4	-	-	—	—	-	-	—	-	SDA1, SDI1 <sup>(1,4)</sup>	_	-	-	-	IOCC4	Y	-
RC5	16	13	ANC5	—	—	—	_	—	—	-	_	—		—	—	_	IOCC5	Υ	—
RC6	17	14	ANC6	-	-	-	—	-	-	_	-	-	—	TX1 CK1 <sup>(1)</sup>	-	-	IOCC6	Y	-
RC7	18	15	ANC7	-	_	-	_	_	_	_	_	-		RX1 DT1 <sup>(1)</sup>	-	-	IOCC7	Y	—
RE3	1	26	_	_	-	-	_	_	-	_	-	_	_	-	-	_	IOCE3	Y	MCLR VPP
VDD	20	17	—	—	—	—	_	—	—	-	_	—		—	—	_	-		Vdd
Vss	8	16	_	-		—	_	_	—	_	_	—	_		_	-	_	—	Vss
Vss	19	5	_			_	_	—				_	_	_	_		_		Vss
VSEL0	19	17	_	-	—	—	—	—	—	—	—	—	_	—	—		—		—
	—	_	—	_	C1OUT	NCO1OUT	—	TMR0	CCP1	PWM3	CWG1A CWG2A	SDO1/2	_	DT	CLC1OUT	CLKR	_	_	_
OUT(2)	_	—	—	-	C2OUT	-	—	_	CCP2	PWM4	CWG1B CWG2B	SCK1/2	_	СК	CLC2OUT	-	—	-	—
001.9	-	_	_	_	_	_	_	_	_	PWM5	CWG1C CWG2C	SCL1/2 <sup>(3,4)</sup>	_	ТХ	CLC3OUT	_	_	_	-
	_	_	_	_	_	_	_	_	_	PWM6	CWG1D CWG2D	SDA1/2 <sup>(3,4)</sup>	_	_	CLC4OUT	_	_	_	_

TABLE 3: 28-PIN ALLOCATION TABLE (PIC16(L)F15354, PIC16(L)F15355) (CONTINUED)

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

PIC16(L)F15354/55

# 4.2 Memory Access Partition (MAP)

User Flash is partitioned into:

- Application Block
- Boot Block, andStorage Area Flash (SAF) Block

The user can allocate the memory usage by setting the BBEN bit, selecting the size of the partition defined by BBSIZE[2:0] bits and enabling the Storage Area Flash by the SAFEN bit of the Configuration Word (see Register 5-4). Refer to Table 4-2 for the different user Flash memory partitions.

### 4.2.1 APPLICATION BLOCK

Default settings of the Configuration bits ( $\overline{BBEN} = 1$ and  $\overline{SAFEN} = 1$ ) assign all memory in the user Flash area to the Application Block.

### 4.2.2 BOOT BLOCK

If  $\overline{\text{BBEN}} = 1$ , the Boot Block is enabled and a specific address range is alloted as the Boot Block based on the value of the BBSIZE bits of Configuration Word (Register 5-4) and the sizes provided in Table 5-1.

# 4.2.3 STORAGE AREA FLASH

Storage Area Flash (SAF) is enabled by clearing the  $\overline{SAFEN}$  bit of the Configuration Word in Register 5-4. If enabled, the SAF block is placed at the end of memory and spans 128 words. If the Storage Area Flash (SAF) is enabled, the SAF area is not available for program execution.

### 4.2.4 MEMORY WRITE PROTECTION

All the memory blocks have a corresponding write protection fuse CP (Register 5-5). If write-protected locations are written from NVMCON registers, memory is not changed and the WRERR bit defined in Register 12-5 is set as explained in **Section 13.3.8 "WRERR Bit**".

### 4.2.5 MEMORY VIOLATION

A Memory Execution Violation Reset occurs while executing an instruction that has been fetched from outside a valid execution area, clearing the MEMV bit. Refer to **Section 8.12 "Memory Execution Violation"** for the available valid program execution areas and the PCON1 register definition (Register 8-3) for MEMV bit conditions.

		Partition							
REG	Address	<u>BBEN</u> = 1 SAFEN = 1	BBEN = 1 SAFEN = 0	BBEN = 0 SAFEN = 1	BBEN = 0 SAFEN = 0				
	00 0000h ••• Last Boot Block Memory Address		APPLICATION	BOOT BLOCK <sup>(4)</sup>	BOOT BLOCK <sup>(4)</sup>				
PFM	Last Boot Block Memory Address + 1 <sup>(1)</sup> •••• Last Program Memory Address - 80h	APPLICATION BLOCK <sup>(4)</sup>	BLOCK <sup>(4)</sup>	APPLICATION	APPLICATION BLOCK <sup>(4)</sup>				
	Last Program Memory Address - 7Fh <sup>(2)</sup> •••• Last Program Memory Address		SAF <sup>(4)</sup>	BLOCK <sup>(4)</sup>	SAF <sup>(4)</sup>				
CONF IG	Config Memory Address <sup>(3)</sup>	CONFIG							

### TABLE 4-2: MEMORY ACCESS PARTITION

**Note 1:** Last Boot Block Memory Address is based on BBSIZE<2:0] given in Table 5-1.

2: Last Program Memory Address is the Flash size given in Table 4-1.

3: Config Memory Address are the address locations of the Configuration Words given in Table 13-2.

4: Each memory block has a corresponding write protection fuse defined by the WRTAPP, WRTB and WRTC bits in the Configuration Word (Register 5-4).

# PIC16(L)F15354/55



# 4.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words (Register 5-2) is programmed to '1', the device will be Reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

# 4.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional/Banked Data Memory
- Linear Data Memory
- Program Flash Memory

# 5.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified.

Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. These locations can also be read from the NVMCON register.

# 5.7 Register Definitions: Device and Revision

### **REGISTER 5-6: DEVID: DEVICE ID REGISTER**



# Legend:

R = Readable bit '1' = Bit is set '0' = Bit is cleared

bit 13-0 **DEV<13:0>:** Device ID bits

Device	DEVID<13:0> Values								
PIC16F15354	11 0000 1010 1100 ( <b>30ACh</b> )								
PIC16LF15354	11 0000 1010 1101 ( <b>30ADh</b> )								
PIC16F15355	11 0000 1010 1110 ( <b>30AEh</b> )								
PIC16LF15355	11 0000 1010 1111 ( <b>30AFh</b> )								

# 12.0 WINDOWED WATCHDOG TIMER (WWDT)

The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WDT has the following features:

- · Selectable clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Configurable window size from 12.5 to 100 percent of the time-out period
- Multiple Reset conditions
- Operation during Sleep

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	_	—	_	—	_	—	—	PPSLOCKED	197
INTPPS	_	_			INT	PPS<5:0>			196
TOCKIPPS	_	_			TOCK	(IPPS<5:0>			196
T1CKIPPS	_	_			T1Ck	(IPPS<5:0>			196
T1GPPS	_	_			T1G	PPS<5:0>			196
T2AINPPS					T2AII	NPPS<5:0>			196
CCP1PPS	—	—			CCP	1PPS<5:0>			196
CCP2PPS	_	_			CCP	2PPS<5:0>			196
CWG1PPS	—	_			CWG	1PPS<5:0>			196
SSP1CLKPPS	—	_			SSP1C	LKPPS<5:0	>		196
SSP1DATPPS	—	_			SSP1D	ATPPS<5:0	>		196
SSP1SSPPS	—	—			SSP18	SSPPS<5:0>	•		196
SSP2CLKPPS	—	—			SSP2C	LKPPS<5:0	>		196
SSP2DATPPS	—	—			SSP2D	ATPPS<5:0	>		196
SSP2SSPPS	—	—			SSP28	SSPPS<5:0>	•		196
RX1PPS	-	—			RXI	PPS<5:0>			197
TX1PPS	—	—			TXI	PPS<5:0>			196
CLCIN0PPS	-	—			CLCIN	NOPPS<5:0>			196
CLCIN1PPS	—	_			CLCIN	1PPS<5:0>			196
CLCIN2PPS	—	_			CLCIN	12PPS<5:0>			196
CLCIN3PPS	—	_			CLCIN	\3PPS<5:0>			196
RX2PPS	—	—			RX2	PPS<5:0>			196
TX2PPS	—				TX2	PPS<5:0>			196
ADACTPPS	—	_			ADAC	TPPS<5:0>			196
RA0PPS	—	—	—			RA0PPS<	4:0>		197
RA1PPS	—	—	—			RA1PPS<	4:0>		197
RA2PPS	—	—	—			RA2PPS<	4:0>		197
RA3PPS	—	—	—			RA3PPS<4	4:0>		197
RA4PPS	—	—	—			RA4PPS<	4:0>		197
RA5PPS	—	—	—			RA5PPS<	4:0>		197
RA6PPS	—	—	—			RA6PPS<	4:0>		197
RA7PPS	—	_	—			RA7PPS<	4:0>		197
RB0PPS	—	—	—			RB0PPS<	4:0>		197
RB1PPS	—	—	—			RB1PPS<	4:0>		197
RB2PPS	—	_	—			RB2PPS<	4:0>		197
RB3PPS	—	—	—			RB3PPS<	4:0>		197
RB4PPS	—		—			RB4PPS<	4:0>		197
RB5PPS	—	—	—			RB5PPS<	4:0>		197
RB6PPS	—	—	—			RB6PPS<	4:0>		197
RB7PPS	—	—	—			RB7PPS<	4:0>		197
RC0PPS	—	—	—			RC0PPS<	4:0>		197

# TABLE 15-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

# 18.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- · ADC positive reference
- · Comparator positive and negative input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

# 18.1 Independent Gain Amplifiers

The output of the FVR, which is connected to the ADC, comparators, and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 20.0 "Analog-to-Digital Converter (ADC) Module"** for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 21.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" and Section 23.0 "Comparator Module" for additional information.

# 18.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize.

FVRRDY is an indicator of the reference being ready. In the case of an LF device, or a device on which the BOR is enabled in the Configuration Word settings, then the FVRRDY bit will be high prior to setting FVREN as those module require the reference voltage.

### FIGURE 18-1: VOLTAGE REFERENCE BLOCK DIAGRAM



### 20.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether or not the ADC interrupt is enabled.
	· · · · · · · · · · · · · · · · · · ·

2: The ADC operates during Sleep only when the ADCRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine (ISR).

# 20.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 20-3 shows the two output formats.

### FIGURE 20-3: 10-BIT ADC CONVERSION RESULT FORMAT



# REGISTER 22-6: NCO1INCL: NCO1 INCREMENT REGISTER – LOW BYTE<sup>(1,2)</sup>

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1
			NCO1I	NC<7:0>			
bit 7							bit 0
Legend:							
R = Readable	hit	W = Writable bi	t	II = I Inimplen	nented hit read	l as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-0 NCO1INC<7:0>: NCO1 Increment, Low Byte

Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

2: DDSINC is double-buffered as INCBUF; INCBUF is updated on the next falling edge of NCOCLK after writing to NCO1INCL; NCO1INCU and NCO1INCH should be written prior to writing NCO1INCL.

### **REGISTER 22-7:** NCO1INCH: NCO1 INCREMENT REGISTER – HIGH BYTE<sup>(1)</sup>

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NCO1IN	IC<15:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-0 NCO1INC<15:8>: NCO1 Increment, High Byte

Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

# **REGISTER 22-8:** NCO1INCU: NCO1 INCREMENT REGISTER – UPPER BYTE<sup>(1)</sup>

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—		NCO1IN	C<19:16>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-4 Unimplemented: Read as '0'

bit 3-0 NCO1INC<19:16>: NCO1 Increment, Upper Byte

### Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

# PIC16(L)F15354/55

# EXAMPLE 24-1:

VRMS = 120 VPEAK =VRMS\*  $\sqrt{2}$  = 169.7 f = 60 Hz C = 0.1 uF Z = VPEAK/3x10<sup>-4</sup> = 169.7/(3x10<sup>-4</sup>) = 565.7 kOhms Xc = 1/(2 $\Pi$ fC) = 1/(2 $\Pi$ \*60\*1\*10<sup>-7</sup>) = 26.53 kOhms R =  $\sqrt{(Z^2 - Xc^2)}$  = 565.1 kOhms (computed) R = 560 kOhms (used) ZR =  $\sqrt{(R^2 + Xc^2)}$  = 560.6 kOhms (using actual resistor) IPEAK = VPEAK/ZR = 302.7\*10<sup>-6</sup> VC = Xc\* IPEAK = 8.0 V  $\Phi$  = Tan<sup>-1</sup>(Xc/R) = 0.047 radians T $_{\Phi}$  =  $\Phi/(2\Pi$ f) = 125.6 us

### 24.5.2 CORRECTION BY OFFSET CURRENT

When the waveform is varying relative to Vss, then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD, then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 24-3.

# EQUATION 24-3: ZCD EVENT OFFSET

When External Voltage Source is relative to Vss:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{Vcpinv}{VPEAK}\right)}{2\pi \bullet Freq}$$

When External Voltage Source is relative to VDD:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{VDD - Vcpinv}{VPEAK}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the VCPINV switching voltage. The pull-up or pull-down value can be determined with the equation shown in Equation 24-4.

# EQUATION 24-4: ZCD PULL-UP/DOWN

When External Signal is relative to Vss:

$$RPULLUP = \frac{RSERIES(VPULLUP - Vcpinv)}{Vcpinv}$$

When External Signal is relative to VDD:

$$\left(RPULLDOWN = \frac{RSERIES \times (Vcpinv)}{(VDD - Vcpinv)}\right)$$

# 24.6 Handling VPEAK variations

If the peak amplitude of the external voltage is expected to vary, the series resistor must be selected to keep the ZCD current source and sink below the design maximum range of  $\pm$  600 µA and above a reasonable minimum range. A general rule of thumb is that the maximum peak voltage can be no more than six times the minimum peak voltage. To ensure that the maximum current does not exceed  $\pm$  600 µA and the minimum is at least  $\pm$  100 µA, compute the series resistance as shown in Equation 24-5. The compensating pull-up for this series resistance can be determined with Equation 24-4 because the pull-up value is not dependent from the peak voltage.

### EQUATION 24-5: SERIES R FOR V RANGE

$$R_{SERIES} = \frac{V_{MAXPEAK} + V_{MINPEAK}}{7 \times 10^{-4}}$$

# PIC16(L)F15354/55

<b>REGISTER 2</b>	5-1: TOCON	0: TIMER0		REGISTER 0			
R/W-0/0	U-0	R-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TOEN	—	TOOUT	T016BIT		TOOUTI	PS<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cleared					
bit 7	<b>T0EN:</b> Timer0 1 = The mod 0 = The mod	) Enable bit ule is enabled ule is disabled	and operating and in the lov	g west power mo	de		
bit 6	Unimplement	ted: Read as	ʻ0'				
bit 5	<b>T0OUT:</b> Timer0 Output bit (read-only) Timer0 output bit						
bit 4	<b>T016BIT:</b> Time 1 = Timer0 is 0 = Timer0 is	er0 Operating a 16-bit timer an 8-bit timer	as 16-bit Time	er Select bit			
bit 3-0	<b>TOOUTPS&lt;3:</b> 1111 = 1:16 F 1110 = 1:15 F 1101 = 1:14 F 1001 = 1:14 F 1001 = 1:12 F 1010 = 1:11 F 1001 = 1:10 F 1000 = 1:9 PC 0111 = 1:8 PC 0100 = 1:7 PC 0101 = 1:6 PC 0101 = 1:4 PC 0011 = 1:2 PC 0001 = 1:2 PC 0000 = 1:1 PC	<b>0&gt;:</b> Timer0 ou Postscaler	tput postscale	er (divider) sele	ct bits		

### 28.2.1 CCPX PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more details.

The CCP output can also be used as an input for other peripherals.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

### 28.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See **Section 26.0 "Timer1 Module with Gate Control"** for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

# 28.2.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an Auto-conversion Trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to **Section 20.2.5 "Auto-Conversion Trigger"** for more information.

Note:	Removing the match condition by
	changing the contents of the CCPRxH
	and CCPRxL register pair, between the
	clock edge that generates the
	Auto-conversion Trigger and the clock
	edge that generates the Timer1 Reset, will
	preclude the Reset from occurring

### 28.2.4 COMPARE DURING SLEEP

Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

### 28.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 28-3 shows a typical waveform of the PWM signal.

### 28.3.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPRxL registers
- CCPxCON registers

Figure 28-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

### FIGURE 28-3: CC





Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	119
PIR4	—	_	—	—	—	—	TMR2IF	TMR1IF	132
PIE4	—	—	—	—	—	—	TMR2IE	TMR1IE	124
CCP1CON	EN	—	OUT	FMT		MODE	=<3:0>		317
CCP1CAP	—	—	—	—	—		CTS<2:0>		319
CCPR1L	Capture/Con	npare/PWM F	Register 1 (LSB)					319	
CCPR1H	Capture/Con	npare/PWM F	Register 1 (MS	egister 1 (MSB)					320
CCP2CON	EN	—	OUT	FMT	MODE<3:0>			317	
CCP2CAP	—	—	—	—	— CTS<2:0>			319	
CCPR2L	Capture/Con	npare/PWM F	Register 1 (LSB)					319	
CCPR2H	Capture/Con	Compare/PWM Register 1 (MSB)						319	
CCPTMRS0	—	_	_	_	C2TSE	:L<1:0>	C1TSE	L<1:0>	320
CCPTMRS1	—	—	—	—	- P2TSEL<1:0> C1TSEL<1:0>		:L<1:0>	321	
CCP1PPS	—	—	CCP1PPS<5:0>				196		
CCP2PPS	—	—	CCP2PPS<5:0>				196		
RxyPPS	—	—	—	RxyPPS<4:0>				197	
ADACT	—	—	—	—		ADAC	T<3:0>		231
CLCxSELy	—	—	—			LCxDyS<4:0>	<b>`</b>	_	363
CWG1ISM	_	_	_	_		IS<	3:0>		352

# TABLE 28-5: SUMMARY OF REGISTERS ASSOCIATED WITH CCPx

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CCP module.

TABLE 29-3:	SUMMARY OF REGISTERS ASSOCIATED WITH PWMx
-------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
T2CON	ON		CKPS<2:0> OUTPS<3:0>					306	
T2TMR	Holding Regi	lolding Register for the 8-bit TMR2 Register				286*			
T2PR	TMR2 Period	MR2 Period Register				286*			
RxyPPS	—	—	—	- RxyPPS<4:0>				197	
CWG1ISM	—	—	-	— — IS<3:0>				352	
CLCxSELy	—	—		LCxDyS<5:0>				363	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	173
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	183

Legend: - = Unimplemented locations, read as '0'. Shaded cells are not used by the PWMx module.

\* Page with Register information.

### 32.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

### 32.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

### 32.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

### 32.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCL1IF and reset the I<sup>2</sup>C port to its Idle state (Figure 32-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

### FIGURE 32-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



D	0.0/0	R/\\/_0/0	R/M-0/0	R/M_0/0	R/M-0/0	R/M/_0/0	R/M/_0/0	R/W/_0/0
	-0/0 (TIN/		SCIE					
AUr		PCIE	SCIE	BUEN	SDAHT	SBCDE	AREN	
DIL 7								DILU
Logon	d.							]
	u.	lo bit	M = M/ritable bi	•		optod bit road oo	·O'	
					0 = 0	POP and POP/	U alua at all athar l	Pagata
и – ы и – ы	is un	changeu	x = Dit is ultkilo	wii		FOR and BOR/V		Resels
I = DI	It is s	el		eu				
bit 7		ACKTIM: Ackno 1 = Indicates th 0 = Not an Ackr	owledge Time St e I <sup>2</sup> C bus is in ar nowledge sequer	atus bit (I <sup>2</sup> C m n Acknowledge nce, cleared or	ode only) <sup>(3)</sup> e sequence, set o n 9 <sup>TH</sup> rising edge	on 8 <sup>th</sup> falling edge of SCL clock	of SCL clock	
bit 6		PCIE: Stop Con 1 = Enable inter 0 = Stop detecti	dition Interrupt E rrupt on detection on interrupts are	Enable bit (I <sup>2</sup> C i n of Stop condi e disabled <sup>(2)</sup>	mode only) tion			
bit 5		SCIE: Start Cor 1 = Enable inter 0 = Start detect	dition Interrupt E rrupt on detection ion interrupts are	Enable bit (I <sup>2</sup> C n of Start or Re e disabled <sup>(2)</sup>	mode only) estart conditions			
bit 4		BOEN: Buffer C In SPI Slave mo 1 = SSPxE 0 = If new registe In I <sup>2</sup> C Master m This bit is i In I <sup>2</sup> C Slave mo 1 = SSPxE SSPO 0 = SSPxE	Overwrite Enable pde: <sup>(1)</sup> 3UF updates event byte is received er is set, and the node and SPI Ma gnored. bde: 3UF is updated a V bit only if the E 3UF is only updated a	bit ery time that a r with BF bit of buffer is not up <u>ster mode:</u> and $\overline{ACK}$ is get BF bit = 0. ted when SSP	new data byte is the SSPxSTAT r odated nerated for a rec OV is clear	shifted in ignoring egister already se eived address/da	the BF bit et, SSPOV bit of ta byte, ignoring	the SSPxCON1 the state of the
bit 3		<b>SDAHT:</b> SDA H 1 = Minimum of 0 = Minimum of	old Time Selecti 300 ns hold time 100 ns hold time	on bit (I <sup>2</sup> C moc e on SDA after e on SDA after	le only) the falling edge the falling edge	of SCL of SCL		
bit 2		SBCDE: Slave	Mode Bus Collis	ion Detect Ena	ible bit (I <sup>2</sup> C Slave	e mode only)		
		If, on the rising of PIR3 register is	edge of SCL, SD set, and bus go	A is sampled lo es idle	ow when the mod	lule is outputting a	i high state, the E	3CL1IF bit of the
		1 = Enable slav 0 = Slave bus c	e bus collision in ollision interrupts	iterrupts s are disabled				
bit 1		AHEN: Address 1 = Following ti register wi 0 = Address ho	s Hold Enable bit he eighth falling Il be cleared and Iding is disabled	(I <sup>2</sup> C Slave mo edge of SCL f the SCL will b	de only) for a matching re e held low.	eceived address b	oyte; CKP bit of	the SSPxCON1
bit 0		DHEN: Data Ho 1 = Following the SSPxCON 0 = Data holding	old Enable bit (I <sup>2</sup> he eighth falling I1 register and S g is disabled	C Slave mode edge of SCL f CL is held low.	only) or a received da	ta byte; slave har	dware clears the	e CKP bit of the
Note	1: 2.	For daisy-chained SP byte is received and E	I operation; allow 3F = 1, but hardwing Slave modes	vs the user to ig vare continues	gnore all but the l to write the most	ast received byte. recent byte to SS	SSPOV is still s PxBUF.	et when a new

### REGISTER 32-4: SSPxCON3: SSPx CONTROL REGISTER 3

**3:** The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

### 33.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRG begins counting up using the BRG counter clock as shown in Figure 33-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH, SPxBRGL register pair, the ABDEN bit is automatically cleared and the RXxIF interrupt flag is set. The value in the RCxREG needs to be read to clear the RXxIF interrupt. RCxREG content should be discarded. When calibrating for modes that do not use the SPxBRGH register the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 33-1. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 33.3.3 "Auto-Wake-up on Break").
  - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPxBRGL register pair.

IADLE 33-1. DNG COUNTEN CLOCK NATES
-------------------------------------

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPxBRGL and SPxBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.



# FIGURE 33-6: AUTOMATIC BAUD RATE CALIBRATION

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> $\rightarrow$ PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[ <i>label</i> ] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.
	Inclusive OR literal with W

IORLW	Inclusive OR literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[ <i>label</i> ] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \ \in \ [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[ <i>label</i> ] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

# 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-052C Sheet 1 of 2

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

'Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0987-8