

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

÷ХГ

| Product Status | Active |
|----------------------------|------------------------------------------------------------------------------|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 224 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 24x10b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-UFQFN Exposed Pad |
| Supplier Device Package | 28-UQFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf15355t-i-mv |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH PIC16(L)F15354/55 MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC16(L)F15354/55 family of 8bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.4 "ICSP[™] Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

The minimum mandatory connections are shown in Figure 2-1.





2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins (VDD and VSS) is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

7.0 DEVICE CONFIGURATION INFORMATION

The Device Configuration Information (DCI) is a dedicated region in the Program Flash Memory mapped from 8200h to 821Fh. The data stored in the DCI memory is hard-coded into the device during manufacturing.

Refer to Table 7-1: Device Configuration Information for PIC16(L)F15354/55 Devices for the complete DCI table address and description. The DCI holds information about the device which is useful for programming and bootloader applications. These locations are read-only and cannot be erased or modified.

| | Nomo | DESCRIPTION | VAI | UNITE | |
|---------|-------|-------------------------|----------------|----------------|---------|
| ADDRE55 | Name | DESCRIPTION | PIC16(L)F15354 | PIC16(L)F15355 | |
| 8200h | ERSIZ | Erase Row Size | 32 | 32 | Words |
| 8201h | WLSIZ | Number of write latches | 32 | 32 | Latches |
| 8202h | URSIZ | Number of User Rows | 128 | 256 | Rows |
| 8203h | EESIZ | EE Data memory size | 0 | 0 | Bytes |
| 8204h | PCNT | Pin Count | 28 | 28 | Pins |

TABLE 7-1: DEVICE CONFIGURATION INFORMATION FOR PIC16(L)F15354/55 DEVICES

7.1 DIA and DCI Access

The DIA and DCI data are read-only and cannot be erased or modified. See **13.3.6** "NVMREG Access to Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Words" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the DIA and DCI regions, similar to the Device ID and Revision ID.

| TABLE 9-3: | SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES |
|------------|----------------------------------------------------|
|------------|----------------------------------------------------|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|---------|---------|------------|-------|--------|------------|-------|-------|---------------------|
| OSCCON1 | — | | NOSC<2:0> | | | NDIV<3:0> | | | |
| OSCCON2 | — | | COSC<2:0> | | | CDIV<3:0> | | | |
| OSCCON3 | CWSHOLD | SOSCPWR | - | ORDY | NOSCR | _ | — | _ | 109 |
| OSCFRQ | — | — | _ | — | — | HFFRQ<2:0> | | | 112 |
| OSCSTAT | EXTOR | HFOR | MFOR | LFOR | SOR | ADOR | — | PLLR | 110 |
| OSCTUNE | — | — | HFTUN<5:0> | | | | | | 113 |
| OSCEN | EXTOEN | HFOEN | MFOEN | LFOEN | SOSCEN | ADOEN | — | _ | 111 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|------|---------|---------|------------|----------|----------|----------|------------|----------|---------------------|
| | 13:8 | _ | — | FCMEN | — | CSWEN | — | — | CLKOUTEN | 75 |
| CONFIG1 | 7:0 | | F | RSTOSC<2:0 | > | — | I | EXTOSC<2:0 | > | /5 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

10.3 Interrupts During Sleep

Interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 11.0 "Power-Saving Operation Modes"** for more details.

10.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. Refer to Figure 10-3. This interrupt is enabled by setting the INTE bit of the PIE0 register. The INTEDG bit of the INTCON register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the PIR0 register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

10.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- · FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

10.6 Register Definitions: Interrupt Control

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

| R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1/1 |
|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|----------------|------------------|----------------|--------------|
| GIE | PEIE | - | — | — | _ | — | INTEDG |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | |
| u = Bit is un | changed | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all | other Resets |
| '1' = Bit is s | et | '0' = Bit is clea | ared | | | | |
| | | | | | | | |
| bit 7 | GIE: Global Ir | terrupt Enable | bit | | | | |
| | 1 = Enables a 0 = Disables a | II active interru all interrupts | ipts | | | | |
| bit 6 | PEIE: Periphe 1 = Enables a 0 = Disables a | eral Interrupt E Il active periph all peripheral ir | nable bit eral interrupts iterrupts | 3 | | | |
| bit 5-1 | Unimplement | ted: Read as ' | 0' | | | | |
| bit 0 | INTEDG: Inte 1 = Interrupt c 0 = Interrupt c | rrupt Edge Sel on rising edge o on falling edge | ect bit of INT pin of INT pin | | | | |
| Note: c i E U a | nterrupt flag bits a condition occurs, re ts corresponding e Enable bit, GIE, o Jser software appropriate interru prior to enabling ar | re set when an egardless of the enable bit or the f the INTCON should ensu upt flag bits an interrupt. | interrupt e state of le Global register. ure the are clear | | | | |

REGISTER 14-3: LATA: PORTA DATA LATCH REGISTER

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-1/1 | R/W-x/u | R/W-x/u | R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 LATA<7:0>: RA<7:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register returns actual I/O pin values.

REGISTER 14-4: ANSELA: PORTA ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSA7 | ANSA6 | ANSA5 | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 ANSA<7:0>: Analog Select between Analog or Digital Function on pins RA<7:0>, respectively

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

19.4 Minimum Operating VDD

When the temperature circuit is operated in Low range, the device may be operated at any operating voltage that is within specifications. When the temperature circuit is operated in High range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 19-1 shows the recommended minimum $V \mbox{\scriptsize DD}$ vs. Range setting.

TABLE 19-1: RECOMMENDED VDD vs. RANGE

| Min.VDD, TSRNG = 1 | Min. VDD, TSRNG = 0 |
|--------------------|---------------------|
| (High Range) | (Low Range) |
| => 2.5 | => 1.8 |

19.5 Temperature Sensor Range

The output voltage of the sensor is the highest value at -40° C and the lowest value at $+125^{\circ}$ C.

- **High Range:** The High range is used in applications with the reference for the ADC, VREF=2.048V. This range may not be suitable for battery-powered applications.
- Low Range: This mode is useful in applications in which the VDD is too low for high-range operation. The VDD in this mode can be as low as 1.8V. VDD must, however, be at least 0.5V higher than the maximum sensor voltage depending on the expected low operating temperature.

19.6 DIA Information

DIA data provide ADC readings at two operating temperatures. DIA data is taken during factory testing and stored within the device. The 30°C reading alone allows single-point calibration as described in Section 19.2.1, Calibration, by solving Equation 19-1 for TOFFSET. The combined 30°C and 90°C readings allow the temperature slope Mt to be determined as well, to obtain higher accuracy in the uppertemperature range. Note that the lower- temperature range (e.g., - 40°C) will suffer in accuracy because temperature conversion must extrapolate below the reference points, amplifying any measurement errors.

Refer to **Section 6.0 "Device Information Area"** for more information on the data stored in the DIA and how to access them.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|-----------------------|--------|-----------|-------|-----------------------|-------|---------|-------|---------------------|
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | CDFVR<1:0> ADFVR<1:0> | | | 216 | |
| ADCON0 | CHS<5:0> GO/DONE ADON | | | | | | | 229 | |
| ADCON1 | ADFM | A | ADCS<2:0> | | | — | ADPREF | <1:0> | 230 |
| ADACT | — | — | — | — | | ADAC | CT<3:0> | | 231 |
| ADRESH | ADRESH<7:0> | | | | | | | | 232 |
| ADRESL | | | | AD | RESL<7:0> | | | | 232 |

TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Legend: Shaded cells are unused by the Temperature Indicator module.

| REGISTER | 22-2: NCO | ICLK: NCO1 | INPUT CLO | CK CONTRO | L REGISTER | | |
|-----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|------------------|------------------|--------------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| N1PWS<2:0> ^(1,2) | | | — | | N1CK | S<3:0> | |
| bit 7 | | | | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable b | bit | U = Unimplen | nented bit, read | d as '0' | |
| u = Bit is und | changed | x = Bit is unkn | own | -n/n = Value a | at POR and BO | R/Value at all o | other Resets |
| '1' = Bit is se | et | '0' = Bit is clea | ired | | | | |
| | | | | | | | |
| bit 4 | 111 = NCO 110 = NCO 101 = NCO 011 = NCO 010 = NCO 001 = NCO 000 = NCO Unimplement Unimplement | 1 output is activ 1 output is activ ted: Read as 'C | e for 128 input e for 64 input e for 32 input e for 36 input e for 8 input e for 8 input e for 4 input e for 2 input e for 1 input of | t clock periods clock periods clock periods clock periods ock periods ock periods ock periods ock period | | | |
| bit 3-0 | N1CKS<3:0> 1011-1111 = 1010 = LC4 1001 = LC3 1000 = LC2 0111 = LC1 0110 = CLK 0101 = SOS 0100 = MFI 0011 = MFI 0010 = LFIN 0001 = FIN | : NCO1 Clock S = Reserved _out _out _out cr SC NTOSC (32 kH: NTOSC (500 kH NTOSC TOSC C | Source Select z) łz) | bits | | | |

Note 1: N1PWS applies only when operating in Pulse Frequency mode.

| REGISTER 23-2: | CMxCON1: COMPARATOR Cx CONTROL REGISTER 1 |
|----------------|-------------------------------------------|
|----------------|-------------------------------------------|

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 U-0 | | R/W-0/0 | | |
|-----------------------------------------|-----|--------------|-----|-------------------------------------------------------|------------------|----------|---------|--|--|
| | | — | — | _ | | INTP | INTN | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | | | |
| u = Bit is unchanged x = Bit is unknown | | | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set '0' = Bit is cleared | | | | | | | | | |

| bit 7-2 bit 1 | Unimplemented: Read as '0' INTP: Comparator Interrupt on Positive-Going Edge Enable bits |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | 1 = The CxIF interrupt flag will be set upon a positive-going edge of the CxOUT bit 0 = No interrupt flag will be set on a positive-going edge of the CxOUT bit |
| bit 0 | INTN: Comparator Interrupt on Negative-Going Edge Enable bits 1 = The CxIF interrupt flag will be set upon a negative-going edge of the CxOUT bit 0 = No interrupt flag will be set on a negative-going edge of the CxOUT bit |

PIC16(L)F15354/55



| REGISTER 25 | 5-2: T0CO | N1: TIMER0 | CONTROL R | EGISTER 1 | | | |
|-------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|----------------------------------------------------|----------------------------------|------------------|---------|---------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| | T0CS<2:0> | | TOASYNC | | T0CKP | S<3:0> | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable I | oit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all ot | | | | ther Resets | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | |
| bit 7-5 | TOCS<2:0>: 111 = CLC1 110 = SOSC 101 = MFINT 100 = LFINT 011 = HFINT 010 = FOSC/2 001 = TOCKI 000 = TOCKI | Timer0 Clock S FOSC (500 kHz OSC FOSC 4 PPS (Inverted) PPS (True) | Source select b | pits | | | |
| bit 4 | TOASYNC: T 1 = The input 0 = The input | MR0 Input Asy ut to the TMR0 t to the TMR0 o | nchronization counter is not counter is sync | Enable bit synchronized to Fo | to system clocks | 3 | |
| bit 3-0 | TOCKPS<3:0 1111 = 1:327 1110 = 1:163 1101 = 1:819 1100 = 1:409 1011 = 1:204 1010 = 1:102 1001 = 1:512 1000 = 1:512 1000 = 1:256 0111 = 1:32 0100 = 1:64 0101 = 1:32 0100 = 1:18 0010 = 1:2 0000 = 1:1 | D>: Prescaler R 768 384 92 96 48 24 2 3 3 | ate Select bit | | | | |

28.2.1 CCPX PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more details.

The CCP output can also be used as an input for other peripherals.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

28.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See **Section 26.0 "Timer1 Module with Gate Control"** for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

28.2.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an Auto-conversion Trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to **Section 20.2.5 "Auto-Conversion Trigger"** for more information.

| Note: | Removing the match condition by |
|-------|--------------------------------------------|
| | changing the contents of the CCPRxH |
| | and CCPRxL register pair, between the |
| | clock edge that generates the |
| | Auto-conversion Trigger and the clock |
| | edge that generates the Timer1 Reset, will |
| | preclude the Reset from occurring |

28.2.4 COMPARE DURING SLEEP

Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

28.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 28-3 shows a typical waveform of the PWM signal.

28.3.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPRxL registers
- CCPxCON registers

Figure 28-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

FIGURE 28-3: CC





| TABLE 29-3: | SUMMARY OF REGISTERS ASSOCIATED WITH PWMx |
|-------------|-------------------------------------------|
|-------------|-------------------------------------------|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|----------|--------------|------------------|-----------------|-------------|--------|------------|--------|--------|---------------------|
| T2CON | ON | | CKPS<2:0> | | | OUTPS | <3:0> | | 306 |
| T2TMR | Holding Regi | ster for the 8-I | oit TMR2 Regist | er | | | | | 286* |
| T2PR | TMR2 Period | l Register | | | | | | | 286* |
| RxyPPS | — | — | — | | Rx | (yPPS<4:0> | | | 197 |
| CWG1ISM | — | — | - | | | IS<3 | :0> | | 352 |
| CLCxSELy | — | — | | LCxDyS<5:0> | | | | | |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 173 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 183 |

Legend: - = Unimplemented locations, read as '0'. Shaded cells are not used by the PWMx module.

* Page with Register information.

| R/W/HS-0/0 | R/W-0/0 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | U-0 | U-0 |
|-------------------------------------------------------------------------------------------------------------------------------|-----------------|-------------------|---------------------|---------------------------|-----------------|------------------|---------------|
| SHUTDOWN ^(1, 2) | REN | LSBD |)<1:0> | LSAC<1:0> — | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| HC = Bit is cleared | l by hardware | | | HS = Bit is se | et by hardware | | |
| R = Readable bit | | W = Writable | bit | U = Unimpler | nented bit, rea | ad as '0' | |
| u = Bit is unchange | ed | x = Bit is unk | nown | -n/n = Value a | at POR and BO | OR/Value at all | other Resets |
| '1' = Bit is set | | '0' = Bit is cle | ared | q = Value dep | pends on cond | lition | |
| | | | | | | | |
| bit 7 | SHUTDOWN | I: Auto-Shutdo | wn Event Sta | tus bit ^(1, 2) | | | |
| | 1 = An Auto- | Shutdown sta | te is in effect | | | | |
| | 0 = No Auto- | -shutdown eve | ent has occurr | ed | | | |
| bit 6 | REN: Auto-R | estart Enable | bit | | | | |
| | 1 = Auto-res | tart enabled | | | | | |
| hit 5_4 | | CWG1B and (| | -Shutdown Stat | te Control hite | | |
| bit 0-4 | 11 = A logic " | 1' is placed on | CWG1B/D w | hen an auto-sh | utdown event | is present | |
| | 10 =A logic ' | 0' is placed on | CWG1B/D w | hen an auto-sh | utdown event | is present | |
| | 01 =Pin is tri- | -stated on CW | G1B/D when | an auto-shutdo | wn event is pr | esent | |
| | 00 =The inac | tive state of the | e pin, includin | g polarity, is pla | ced on CWG1 | B/D after the re | equired dead- |
| | band in | | | | | | |
| DIT 3-2 | LSAC<1:0>: | CWG1A and | | -Shutdown Sta | te Control bits | •••••• | |
| | 11 = A logic ' | 1' is placed on | CWG1A/C w | hen an auto-sh | utdown event | is present | |
| | 01 =Pin is tri- | -stated on CW | G1A/C when | an auto-shutdo | wn event is pr | resent | |
| | 00 =The inac | tive state of the | e pin, including | g polarity, is pla | ced on CWG1 | A/C after the re | equired dead- |
| | band in | terval | | | | | |
| bit 1-0 | Unimplemer | nted: Read as | ' 0 ' | | | | |
| Note 1: This bit may be written while EN = 0 (CWG1CON0 register) to place the outputs into the shutdown configuration. | | | | | | | |

REGISTER 30-5: CWG1AS0: CWG1 AUTO-SHUTDOWN CONTROL REGISTER 0

2: The outputs will remain in auto-shutdown state until the next rising edge of the input signal after this bit is cleared.

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|------------------|------------------------------|--------------------------------------|----------------------------------|----------------------|------------------|------------------|--------------|
| LCxG3D4T | LCxG3D4N | LCxG3D3T | LCxG3D3N | LCxG3D2T | LCxG3D2N | LCxG3D1T | LCxG3D1N |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | l as '0' | |
| u = Bit is uncha | anged | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all c | other Resets |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | |
| | | | | | | | |
| bit 7 | LCxG3D4T: G | Gate 2 Data 4 T | rue (non-inve | rted) bit | | | |
| | 1 = CLCIN3 | (true) is gated i | nto CLCx Gate | e 2 Coto 2 | | | |
| bit 6 | | Cate 2 Data 4 I | Nogatod (invo | Gale Z | | | |
| DILO | 1 = CLCIN3 | (inverted) is da | ted into CLCx | Gate 2 | | | |
| | 0 = CLCIN3 | (inverted) is ga | t gated into CL | _Cx Gate 2 | | | |
| bit 5 | LCxG3D3T: 0 | Gate 2 Data 3 T | rue (non-inve | rted) bit | | | |
| | 1 = CLCIN2 (| (true) is gated i | nto CLCx Gat | e 2 | | | |
| | 0 = CLCIN2 (| (true) is not gat | ted into CLCx | Gate 2 | | | |
| bit 4 | LCxG3D3N: (| Gate 2 Data 3 I | Negated (inver | rted) bit | | | |
| | 1 = CLCIN2 (0 = CLCIN2 (| (inverted) is ga (inverted) is no | ted into CLCx t gated into CL | Gate 2 _Cx Gate 2 | | | |
| bit 3 | LCxG3D2T: | Gate 2 Data 2 T | rue (non-inve | rted) bit | | | |
| | 1 = CLCIN1 (| (true) is gated i | nto CLCx Gat | e 2 | | | |
| | 0 = CLCIN1 (| (true) is not gat | ted into CLCx | Gate 2 | | | |
| bit 2 | LCxG3D2N: (| Gate 2 Data 2 I | Negated (inver | rted) bit | | | |
| | 1 = CLCIN1(| (inverted) is ga | ted into CLCx | Gate 2 | | | |
| bit 1 | | ate 2 Data 1 T | rue (non-inve | -0x Gale 2 | | | |
| Dit 1 | 1 = CLCINO(| (true) is gated i | nto CI Cx Gat | ≏ 2 | | | |
| | 0 = CLCIN0 | (true) is not gat | ted into CLCx | Gate 2 | | | |
| bit 0 | LCxG3D1N: | Gate 2 Data 1 I | Negated (inve | rted) bit | | | |
| | 1 = CLCIN0 (| (inverted) is ga | ted into CLCx | Gate 2 | | | |
| | 0 = CLCIN0 (| (inverted) is no | t gated into CL | Cx Gate 2 | | | |

REGISTER 31-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

PIC16(L)F15354/55

The $\mathsf{I}^2\mathsf{C}$ interface supports the following modes and features:

- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited multi-master support
- 7-bit and 10-bit addressing
- Start and Stop interrupts
- · Interrupt masking
- Clock stretching
- · Bus collision detection
- General call address matching
- · Address masking
- Selectable SDA hold times

Figure 32-2 is a block diagram of the I^2C interface module in Master mode. Figure 32-3 is a diagram of the I^2C interface module in Slave mode.

Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSPxCON1 and SSPxCON2 registers control different operational aspects of the same module, while SSPxCON1 and SSP2CON1 control the same features for two different modules.

> 2: Throughout this section, generic references to an MSSPx module in any of its operating modes may be interpreted as being equally applicable to MSSPx or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.





| Mnemonic, | | Description | Cyclos | | 14-Bit | Opcode | • | Status | Notos |
|-----------|------|-----------------------------------------------|--------|-----|--------|--------|------|----------|-------|
| Oper | ands | Description | | MSb | | LSb | | Affected | Notes |
| | | CONTROL OPERA | TIONS | | | | | | |
| BRA | k | Relative Branch | 2 | 11 | 001k | kkkk | kkkk | | |
| BRW | _ | Relative Branch with W | 2 | 00 | 0000 | 0000 | 1011 | | |
| CALL | k | Call Subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CALLW | _ | Call Subroutine with W | 2 | 00 | 0000 | 0000 | 1010 | | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| RETFIE | k | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 0100 | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| | | INHERENT OPERA | TIONS | | | | | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO, PD | |
| NOP | _ | No Operation | 1 | 00 | 0000 | 0000 | 0000 | | |
| RESET | _ | Software device Reset | 1 | 00 | 0000 | 0000 | 0001 | | |
| SLEEP | _ | Go into Standby or IDLE mode | 1 | 00 | 0000 | 0110 | 0011 | TO, PD | |
| TRIS | f | Load TRIS register with W | 1 | 00 | 0000 | 0110 | Offf | | |
| | | C-COMPILER OPT | IMIZED | | | | | | |
| ADDFSR | n, k | Add Literal k to FSRn | 1 | 11 | 0001 | 0nkk | kkkk | | |
| MOVIW | n mm | Move Indirect FSRn to W with pre/post inc/dec | 1 | 00 | 0000 | 0001 | 0nmm | Z | 2, 3 |
| | | modifier, mm | | | | | | | |
| | k[n] | Move INDFn to W, Indexed Indirect. | 1 | 11 | 1111 | 0nkk | kkkk | Z | 2 |
| MOVWI | n mm | Move W to Indirect FSRn with pre/post inc/dec | 1 | 00 | 0000 | 0001 | lnmm | | 2, 3 |
| | | modifier, mm | | | | | | | |
| | k[n] | Move W to INDFn, Indexed Indirect. | 1 | 11 | 1111 | 1nkk | kkkk | | 2 |

TABLE 36-3: INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

37.3 DC Characteristics

| 57.5 | | | | | | | \wedge | | |
|---------------|-----------|--------------------------------|-------------|---------------------------------------------------------|---------------------------|---------------|--------------------------------------|--|--|
| TABLE | 37-1: | SUPPLY VOLTAGE | | | | | | | |
| PIC16LF | -15354/5 | 5 | Standa | Standard Operating Conditions (unless otherwise stated) | | | | | |
| PIC16F1 | 5354/55 | | | | | | | | |
| Param. No. | Sym. | Characteristic | Min. | Тур.† | Max. | Units | Conditions | | |
| Supply ' | Voltage | | | | | | | | |
| D002 | Vdd | | 1.8 2.5 | - | 3.6 3.6 | >≯< | Fosc ≥ 16 MHz Fosc > 16 MH≯ | | |
| D002 | Vdd | | 2.3 2.5 | _ | 5.5 5.5 | ₹V V | Fosc ≤ 16 MHz Føsc ≥ 16/MHz | | |
| RAM Da | ita Reten | tion ⁽¹⁾ | | • | \wedge | | | | |
| D003 | Vdr | | 1.5 | — | $\langle \langle \rangle$ | V | Device in Sleep mode | | |
| D003 | Vdr | | 1.7 | | | X | Device in Sleep mode | | |
| Power-c | on Reset | Release Voltage ⁽²⁾ | | \langle | | \rightarrow | | | |
| D004 | VPOR | | — | /1,6 | \checkmark | V | BOR or LPBOR disabled ⁽³⁾ | | |
| D004 | VPOR | | | 1.6 | Á | > V | BOR or LPBOR disabled ⁽³⁾ | | |
| Power-c | on Reset | Rearm Voltage ⁽²⁾ | | | $\overline{)}$ | | | | |
| D005 | VPORR | | $\neq /$ | 8.0 | \searrow | V | BOR or LPBOR disabled ⁽³⁾ | | |
| D005 | VPORR | \frown | $\sim \sim$ | 1,5 | > - | V | BOR or LPBOR disabled ⁽³⁾ | | |
| VDD Ris | e Rate to | ensure internal Power-on F | Reset sig | gnal ⁽²⁾ | | | | | |
| D006 | SVDD | \square | 0.05 | \searrow | — | V/ms | BOR or LPBOR disabled ⁽³⁾ | | |
| D006 | SVDD | | 0.05 | > _ | _ | V/ms | BOR or LPBOR disabled ⁽³⁾ | | |

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: See Figure 37-3, POR and POR REARM with Slow Rising VDD.

3: Please see Table 37-11 for BØR and LPBOR trip point information.

4: = LF device

40.0 PACKAGING INFORMATION

40.1 Package Marking Information



| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. | | | |
|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. | | | | |

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|-------------|----------|------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | Е | 1.27 BSC | | |
| Contact Pad Spacing | С | | 9.40 | |
| Contact Pad Width (X28) | Х | | | 0.60 |
| Contact Pad Length (X28) | Y | | | 2.00 |
| Distance Between Pads | Gx | 0.67 | | |
| Distance Between Pads | G | 7.40 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A