

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	12KB (4K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f2011-20e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



The core does not support a multi-stage instruction pipeline. However, a single-stage instruction prefetch mechanism is used, which accesses and partially decodes instructions a cycle ahead of execution, in order to maximize available execution time. Most instructions execute in a single cycle with certain exceptions.

The core features a vectored exception processing structure for traps and interrupts, with 62 independent vectors. The exceptions consist of up to 8 traps (of which 4 are reserved) and 54 interrupts. Each interrupt is prioritized based on a user-assigned priority between 1 and 7 (1 being the lowest priority and 7 being the highest), in conjunction with a predetermined 'natural order'. Traps have fixed priorities ranging from 8 to 15.

2.2 Programmer's Model

The programmer's model is shown in Figure 2-1 and consists of 16 x 16-bit working registers (W0 through W15), 2 x 40-bit accumulators (ACCA and ACCB), STATUS register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT) and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 acts as the W register for file register addressing.

Some of these registers have a shadow register associated with each of them, as shown in Figure 2-1. The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon the occurrence of an event. None of the shadow registers are accessible directly. The following rules apply for transfer of registers into and out of shadows.

- PUSH.S and POP.S W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.
- DO instruction DOSTART, DOEND, DCOUNT shadows are pushed on loop start and popped on loop end.

When a byte operation is performed on a working register, only the Least Significant Byte (LSB) of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes (MSB) can be manipulated through byte-wide data memory space accesses.

2.2.1 SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC[®] DSC devices contain a software stack. W15 is the dedicated Software Stack Pointer (SP), which is automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the Stack Pointer (e.g., creating stack frames).

Note:	In	order	to	protect	against	misaligned
	sta	ick acc	ess	es, W15	<0> is al	ways clear.

W15 is initialized to 0x0800 during a Reset. The user may reprogram the SP during initialization to any location within data space.

W14 has been dedicated as a Stack Frame Pointer, as defined by the LNK and ULNK instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

2.2.2 STATUS REGISTER

The dsPIC DSC core has a 16-bit STATUS register (SR), the LSB of which is referred to as the SR Low byte (SRL) and the MSB as the SR High byte (SRH). See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation Status flags (including the Z bit), as well as the CPU Interrupt Priority Level Status bits, IPL<2:0>, and the Repeat Active Status bit, RA. During exception processing, SRL is concatenated with the MSB of the PC to form a complete word value which is then stacked.

The upper byte of the STATUS register contains the DSP Adder/Subtracter Status bits, the DO Loop Active bit (DA) and the Digit Carry (DC) Status bit.

2.2.3 PROGRAM COUNTER

The program counter is 23 bits wide; bit 0 is always clear. Therefore, the PC can address up to 4M instruction words.

6.2 Erasing Data EEPROM

6.2.1 ERASING A BLOCK OF DATA EEPROM

In order to erase a block of data EEPROM, the NVMADRU and NVMADR registers must initially point to the block of memory to be erased. Configure NVMCON for erasing a block of data EEPROM and set the WR and WREN bits in the NVMCON register. Setting the WR bit initiates the erase, as shown in Example 6-2.

EXAMPLE 6-2: DATA EEPROM BLOCK ERASE

```
; Select data EEPROM block, WR, WREN bits
   MOV
           #0x4045,W0
   MOV
           W0 NVMCON
                                     ; Initialize NVMCON SFR
; Start erase cycle by setting WR after writing key sequence
                                    ; Block all interrupts with priority <7 for
   DISI
          #5
                                     ; next 5 instructions
   MOV
           #0x55,W0
          W0 NVMKEY
                                    ; Write the 0x55 key
   MOV
   MOV
           #0xAA,W1
                                    ;
   MOV
          W1 NVMKEY
                                    ; Write the OxAA key
   BSET
          NVMCON, #WR
                                     ; Initiate erase sequence
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

6.2.2 ERASING A WORD OF DATA EEPROM

The NVMADRU and NVMADR registers must point to the block. Select WR a block of data Flash and set the WR and WREN bits in the NVMCON register. Setting the WR bit initiates the erase, as shown in Example 6-3.

EXAMPLE 6-3: DATA EEPROM WORD ERASE

```
; Select data EEPROM word, WR, WREN bits
   MOV
           #0x4044,W0
   MOV
           W0 NVMCON
; Start erase cycle by setting WR after writing key sequence
   DISI
          #5
                                         ; Block all interrupts with priority <7 for
                                         ; next 5 instructions
   MOV
           #0x55,W0
           W0 NVMKEY
   MOV
                                         ; Write the 0x55 key
           #0xAA,W1
   MOV
           W1 NVMKEY
                                        ; Write the OxAA key
   MOV
   BSET
           NVMCON, #WR
                                         ; Initiate erase sequence
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

6.3 Writing to the Data EEPROM

To write an EEPROM data location, the following sequence must be followed:

- 1. Erase data EEPROM word.
 - a) Select word, data EEPROM erase, and set WREN bit in NVMCON register.
 - b) Write address of word to be erased into NVMADR.
 - c) Enable NVM interrupt (optional).
 - d) Write 0x55 to NVMKEY.
 - e) Write 0xAA to NVMKEY.
 - f) Set the WR bit. This begins erase cycle.
 - g) Either poll NVMIF bit or wait for NVMIF interrupt.
 - h) The WR bit is cleared when the erase cycle ends.
- 2. Write data word into data EEPROM write latches.
- 3. Program 1 data word into data EEPROM.
 - a) Select word, data EEPROM program, and set WREN bit in NVMCON register.
 - b) Enable NVM write done interrupt (optional).
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit. This begins program cycle.
 - f) Either poll NVMIF bit or wait for NVM interrupt.
 - g) The WR bit is cleared when the write cycle ends.

The write does not initiate if the above sequence is not exactly followed (write 0x55 to NVMKEY, write 0xAA to NVMCON, then set WR bit) for each word. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in NVMCON must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution. The WREN bit should be kept clear at all times except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit does not affect the current write cycle. The WR bit is inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the Nonvolatile Memory Write Complete Interrupt Flag bit (NVMIF) is set. The user may either enable this interrupt or poll this bit. NVMIF must be cleared by software.

6.3.1 WRITING A WORD OF DATA EEPROM

Once the user has erased the word to be programmed, then a table write instruction is used to write one write latch, as shown in Example 6-4.

6.3.2 WRITING A BLOCK OF DATA EEPROM

To write a block of data EEPROM, write to all sixteen latches first, then set the NVMCON register and program the block.

EXAMPLE 6-4: DATA EEPROM WORD WRITE

;	Point to data	a memory	
	MOV	<pre>#LOW_ADDR_WORD,W0</pre>	; Init pointer
	MOV	#HIGH_ADDR_WORD,W1	
	MOV	W1,TBLPAG	
	MOV	#LOW(WORD),W2	; Get data
	TBLWTL	W2,[W0]	; Write data
;	The NVMADR ca	aptures last table access address	
;	Select data	EEPROM for 1 word op	
	MOV	#0x4004,W0	
	MOV	W0,NVMCON	
;	Operate key	to allow write operation	
	DISI	#5	; Block all interrupts with priority <7 for
			; next 5 instructions
	MOV	#0x55,W0	
	MOV	W0 _, NVMKEY	; Write the 0x55 key
	MOV	#0xAA,W1	
	MOV	W1,NVMKEY	; Write the OxAA key
	BSET	NVMCON , #WR	; Initiate program sequence
	NOP		
	NOP		
;	Write cycle y	will complete in 2mS. CPU is not s	talled for the Data Write Cycle
;	User can pol	l WR bit, use NVMIF or Timer IRQ t	o determine write complete

7.3 Input Change Notification Module

The input change notification module provides the dsPIC30F devices the ability to generate interrupt requests to the processor, in response to a change of state on selected input pins. This module is capable of detecting input change of states even in Sleep mode, when the clocks are disabled. There are up to 10 external signals (CN0 through CN7, CN17 and CN18) that may be selected (enabled) for generating an interrupt request on a change of state.

TABLE 7-7:INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F2011/3012 (BITS 7-0)

SFR Name	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
CNEN1	00C0	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000 0000 0000 0000
CNEN2	00C2	_	_	_	_	_	_	_	_	0000 0000 0000 0000
CNPU1	00C4	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000 0000 0000 0000
CNPU2	00C6	_	_	_	_	_	_	_	_	0000 0000 0000 0000

Legend: — = unimplemented bit, read as '0'

TABLE 7-8: INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F2012/3013 (BITS 7-0)

SFR Name	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
CNEN1	00C0	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000 0000 0000 0000
CNEN2	00C2	-		-		-	CN18IE	CN17IE	—	0000 0000 0000 0000
CNPU1	00C4	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000 0000 0000 0000
CNPU2	00C6	_	_	_	_		CN18PUE	CN17PUE	—	0000 0000 0000 0000

Legend: — = unimplemented bit, read as '0'

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

8.0 INTERRUPTS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The dsPIC30F sensor family has up to 21 interrupt sources and 4 processor exceptions (traps) which must be arbitrated based on a priority scheme.

The CPU is responsible for reading the Interrupt Vector Table (IVT) and transferring the address contained in the interrupt vector to the program counter. The interrupt vector is transferred from the program data bus into the program counter via a 24-bit wide multiplexer on the input of the program counter.

The Interrupt Vector Table (IVT) and Alternate Interrupt Vector Table (AIVT) are placed near the beginning of program memory (0x000004). The IVT and AIVT are shown in Figure 8-1.

The interrupt controller is responsible for pre-processing the interrupts and processor exceptions before they are presented to the processor core. The peripheral interrupts and traps are enabled, prioritized and controlled using centralized Special Function Registers (SFRs):

- IFS0<15:0>, IFS1<15:0>, IFS2<15:0> All interrupt request flags are maintained in these three registers. The flags are set by their respective peripherals or external signals and they are cleared via software.
- IEC0<15:0>, IEC1<15:0>, IEC2<15:0> All interrupt enable control bits are maintained in these three registers. These control bits are used to individually enable interrupts from the peripherals or external signals.
- IPC0<15:0> through IPC10<7:0> The user assignable priority level associated with each of these 41 interrupts is held centrally in these eleven registers.
- IPL<3:0> The current CPU priority level is explicitly stored in the IPL bits. IPL<3> is present in the CORCON register, whereas IPL<2:0> are present in the STATUS register (SR) in the processor core.

- INTCON1<15:0>, INTCON2<15:0> Global interrupt control functions are derived from these two registers. INTCON1 contains the control and status flags for the processor exceptions. The INTCON2 register controls the external interrupt request signal behavior and the use of the alternate vector table.
 - Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

All interrupt sources can be user assigned to one of 7 priority levels, 1 through 7, through the IPCx registers. Each interrupt source is associated with an interrupt vector, as shown in Table 8-1. Levels 7 and 1 represent the highest and lowest maskable priorities, respectively.

Note: Assigning a priority level of '0' to an interrupt source is equivalent to disabling that interrupt.

If the NSTDIS bit (INTCON1<15>) is set, nesting of interrupts is prevented. Thus, if an interrupt is currently being serviced, processing of a new interrupt is prevented even if the new interrupt is of higher priority than the one currently being serviced.

Note: The IPL bits become read-only whenever the NSTDIS bit has been set to '1'.

Certain interrupts have specialized control bits for features like edge or level triggered interrupts, interrupt-on-change, etc. Control of these features remains within the peripheral module which generates the interrupt.

The DISI instruction can be used to disable the processing of interrupts of priorities 6 and lower for a certain number of instructions, during which the DISI bit (INTCON2<14>) remains set.

When an interrupt is serviced, the PC is loaded with the address stored in the vector location in program memory that corresponds to the interrupt. There are 63 different vectors within the IVT (refer to Table 8-1). These vectors are contained in locations 0x000004 through 0x0000FE of program memory (refer to Table 8-1). These locations contain 24-bit addresses, and in order to preserve robustness, an address error trap takes place if the PC attempts to fetch any of these words during normal execution. This prevents execution of random data as a result of accidentally decrementing a PC into vector space, accidentally mapping a data space address into vector space, or the PC rolling over to 0x000000 after reaching the end of implemented program memory space. Execution of a GOTO instruction to this vector space also generates an address error trap.

9.1 Timer Gate Operation

The 16-bit timer can be placed in the Gated Time Accumulation mode. This mode allows the internal TCY to increment the respective timer when the gate input signal (T1CK pin) is asserted high. Control bit, TGATE (T1CON<6>), must be set to enable this mode. The timer must be enabled (TON = 1) and the timer clock source set to internal (TCS = 0).

When the CPU goes into Idle mode, the timer stops incrementing unless TSIDL = 0. If TSIDL = 1, the timer resumes the incrementing sequence upon termination of the CPU Idle mode.

9.2 Timer Prescaler

The input clock (FOSC/4 or external clock) to the 16-bit Timer has a prescale option of 1:1, 1:8, 1:64 and 1:256, selected by control bits, TCKPS<1:0> (T1CON<5:4>). The prescaler counter is cleared when any of the following occurs:

- A write to the TMR1 register
- A write to the T1CON register
- A device Reset, such as a POR and BOR

However, if the timer is disabled (TON = 0), then the timer prescaler cannot be reset since the prescaler clock is halted.

The TMR1 register is not cleared when the T1CON register is written. It is cleared by writing to the TMR1 register.

9.3 Timer Operation During Sleep Mode

The timer operates during CPU Sleep mode, if:

- The timer module is enabled (TON = 1), and
- The timer clock source is selected as external (TCS = 1), and
- The TSYNC bit (T1CON<2>) is asserted to a logic '0' which defines the external clock source as asynchronous.

When all three conditions are true, the timer continues to count up to the Period register and be reset to 0x0000.

When a match between the timer and the Period register occurs, an interrupt can be generated if the respective timer interrupt enable bit is asserted.

9.4 Timer Interrupt

The 16-bit timer has the ability to generate an interrupt-on-period match. When the timer count matches the Period register, the T1IF bit is asserted and an interrupt is generated, if enabled. The T1IF bit must be cleared in software. The timer interrupt flag, T1IF, is located in the IFS0 Control register in the interrupt controller.

When the Gated Time Accumulation mode is enabled, an interrupt is also generated on the falling edge of the gate signal (at the end of the accumulation cycle).

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T1IE. The timer interrupt enable bit is located in the IEC0 Control register in the interrupt controller.

9.5 Real-Time Clock

Timer1, when operating in Real-Time Clock (RTC) mode, provides time of day and event time-stamping capabilities. Key operational features of the RTC are:

- Operation from 32 kHz LP oscillator
- 8-bit prescaler
- Low power
- Real-Time Clock interrupts

These operating modes are determined by setting the appropriate bit(s) in the T1CON register.

FIGURE 9-2:

RECOMMENDED COMPONENTS FOR TIMER1 LP OSCILLATOR RTC



9.5.1 RTC OSCILLATOR OPERATION

When the TON = 1, TCS = 1 and TGATE = 0, the timer increments on the rising edge of the 32 kHz LP oscillator output signal, up to the value specified in the Period register and is then reset to '0'.

The TSYNC bit must be asserted to a logic '0' (Asynchronous mode) for correct operation.

Enabling the LPOSCEN bit (OSCCON<1>) disables the normal Timer and Counter modes and enables a timer carry-out wake-up event.

When the CPU enters Sleep mode, the RTC continues to operate, provided the 32 kHz external crystal oscillator is active and the control bits have not been changed. The TSIDL bit should be cleared to '0' in order for RTC to continue operation in Idle mode.

9.5.2 RTC INTERRUPTS

When an interrupt event occurs, the respective interrupt flag, T1IF, is asserted and an interrupt is generated if enabled. The T1IF bit must be cleared in software. The respective Timer interrupt flag, T1IF, is located in the IFS0 register in the interrupt controller.

TABLE 12-1: OUTPUT COMPARE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Re	eset State	
OC1RS	0180		Output Compare 1 Secondary Register						0000 00	00 0000 00)00									
OC1R	0182		Output Compare 1 Main Register								0000 00	00 0000 00)00							
OC1CON	0184		_	OCSIDL	_	_	_		_	-	_	_	OCFLT	OCTSEL		OCM<2:0>			00 0000 00)00
OC2RS	0186		Output Compare 2 Secondary Register								0000 00	00 0000 00	000							
OC2R	0188		Output Compare 2 Main Register							0000 00	00 0000 00)00								
OC2CON	018A	_	_	OCSIDL	_	_	_	_	_	_		_	OCFLT	OCTSEL		OCM<2:0>	,	0000 00	00 0000 00)00

Legend: — = unimplemented bit, read as '0'

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

NOTES:

14.7 Interrupts

The I²C module generates two interrupt flags, MI2CIF (I²C Master Interrupt Flag) and SI2CIF (I²C Slave Interrupt Flag). The MI2CIF interrupt flag is activated on completion of a master message event. The SI2CIF interrupt flag is activated on detection of a message directed to the slave.

14.8 Slope Control

The I²C standard requires slope control on the SDA and SCL signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

14.9 IPMI Support

The control bit, IPMIEN, enables the module to support Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

14.10 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CCON<7> = 1). Following a Start bit detection, 8 bits are shifted into I2CRSR and the address is compared with I2CADD, and is also compared with the general call address which is fixed in hardware.

If a general call address match occurs, the I2CRSR is transferred to the I2CRCV after the eighth clock, the RBF flag is set and on the falling edge of the ninth bit (ACK bit), the master event interrupt flag (MI2CIF) is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CRCV to determine if the address was device specific or a general call address.

14.11 I²C Master Support

As a master device, six operations are supported:

- · Assert a Start condition on SDA and SCL.
- Assert a Restart condition on SDA and SCL.
- Write to the I2CTRN register initiating transmission of data/address.
- Generate a Stop condition on SDA and SCL.
- Configure the I²C port to receive data.
- Generate an ACK condition at the end of a received byte of data.

14.12 I²C Master Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case, the data direction bit (R_W) is logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an ACK bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case, the data direction bit (R_W) is logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an ACK bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

14.12.1 I²C MASTER TRANSMISSION

Transmission of a data byte, a 7-bit address, or the second half of a 10-bit address, is accomplished by simply writing a value to I2CTRN register. The user should only write to I2CTRN when the module is in a WAIT state. This action will set the Buffer Full Flag (TBF) and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. The Transmit Status Flag, TRSTAT (I2CSTAT<14>), indicates that a master transmit is in progress.

15.5.2 FRAMING ERROR (FERR)

The FERR bit (UxSTA<2>) is set if a '0' is detected instead of a Stop bit. If two Stop bits are selected, both Stop bits must be '1', otherwise FERR will be set. The read-only FERR bit is buffered along with the received data. It is cleared on any Reset.

15.5.3 PARITY ERROR (PERR)

The PERR bit (UxSTA<3>) is set if the parity of the received word is incorrect. This error bit is applicable only if a Parity mode (odd or even) is selected. The read-only PERR bit is buffered along with the received data bytes. It is cleared on any Reset.

15.5.4 IDLE STATUS

When the receiver is active (i.e., between the initial detection of the Start bit and the completion of the Stop bit), the RIDLE bit (UxSTA<4>) is '0'. Between the completion of the Stop bit and detection of the next Start bit, the RIDLE bit is '1', indicating that the UART is Idle.

15.5.5 RECEIVE BREAK

The receiver will count and expect a certain number of bit times based on the values programmed in the PDSEL (UxMODE<2:1>) and STSEL (UxMODE<0>) bits.

If the break is longer than 13 bit times, the reception is considered complete after the number of bit times specified by PDSEL and STSEL. The URXDA bit is set, FERR is set, zeros are loaded into the receive FIFO, interrupts are generated if appropriate and the RIDLE bit is set.

When the module receives a long break signal and the receiver has detected the Start bit, the data bits and the invalid Stop bit (which sets the FERR), the receiver must wait for a valid Stop bit before looking for the next Start bit. It cannot assume that the break condition on the line is the next Start bit.

Break is regarded as a character containing all '0's with the FERR bit set. The Break character is loaded into the buffer. No further reception can occur until a Stop bit is received. Note that RIDLE goes high when the Stop bit has not yet been received.

15.6 Address Detect Mode

Setting the ADDEN bit (UxSTA<5>) enables this special mode in which a 9th bit (URX8) value of '1' identifies the received word as an address, rather than data. This mode is only applicable for 9-bit data communication. The URXISEL control bit does not have any impact on interrupt generation in this mode since an interrupt (if enabled) will be generated every time the received word has the 9th bit set.

15.7 Loopback Mode

Setting the LPBACK bit enables this special mode in which the UxTX pin is internally connected to the UxRX pin. When configured for the Loopback mode, the UxRX pin is disconnected from the internal UART receive logic. However, the UxTX pin still functions as in a normal operation.

To select this mode:

- a) Configure UART for desired mode of operation.
- b) Set LPBACK = 1 to enable Loopback mode.
- c) Enable transmission as defined in **Section 15.3** "**Transmitting Data**".

15.8 Baud Rate Generator

The UART has a 16-bit Baud Rate Generator to allow maximum flexibility in baud rate generation. The Baud Rate Generator register (UxBRG) is readable and writable. The baud rate is computed as follows:

- BRG = 16-bit value held in UxBRG register (0 through 65535)
- FCY = Instruction Clock Rate (1/Tcy)

The baud rate is given by Equation 15-1.

EQUATION 15-1: BAUD RATE

Baud Rate = FCY / (16*(BRG+1))

Therefore, the maximum baud rate possible is:

FCY /16 (if BRG = 0),

and the minimum baud rate possible is:

Fcy / (16* 65536).

With a full 16-bit Baud Rate Generator at 30 MIPS operation, the minimum baud rate achievable is 28.5 bps.

15.9 Auto-Baud Support

To allow the system to determine baud rates of received characters, the input can be optionally linked to a selected capture input (IC1 for UART1 and IC2 for UART2). To enable this mode, you must program the input capture module to detect the falling and rising edges of the Start bit.

15.10 UART Operation During CPU Sleep and Idle Modes

15.10.1 UART OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shut down and stay at logic '0'. If entry into Sleep mode occurs while a transmission is in progress, then the transmission is aborted. The UxTX pin is driven to logic '1'. Similarly, if entry into Sleep mode occurs while a reception is in progress, then the reception is aborted. The UxSTA, UxMODE, transmit and receive registers and buffers, and the UxBRG register are not affected by Sleep mode.

If the WAKE bit (UxMODE<7>) is set before the device enters Sleep mode, then a falling edge on the UxRX pin will generate a receive interrupt. The Receive Interrupt Select mode bit (URXISEL) has no effect for this function. If the receive interrupt is enabled, then this will wake-up the device from Sleep. The UARTEN bit must be set in order to generate a wake-up interrupt.

15.10.2 UART OPERATION DURING CPU IDLE MODE

For the UART, the USIDL bit selects if the module will stop operation when the device enters Idle mode or whether the module will continue on Idle. If USIDL = 0, the module will continue to operate during Idle mode. If USIDL = 1, the module will stop on Idle.

16.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The 12-bit Analog-to-Digital Converter allows conversion of an analog input signal to a 12-bit digital number. This module is based on a Successive Approximation Register (SAR) architecture and provides a maximum sampling rate of 200 ksps. The ADC module has up to 10 analog inputs which are multiplexed into a sample and hold amplifier. The output of the sample and hold is the input into the converter which generates the result. The analog reference voltage is software selectable to either the device supply voltage (AVDD/AVSS) or the voltage level on the (VREF+/VREF-) pin. The ADC has a unique feature of being able to operate while the device is in Sleep mode with RC oscillator selection.

The ADC module has six 16-bit registers:

- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)
- A/D Control Register 3 (ADCON3)
- A/D Input Select Register (ADCHS)
- A/D Port Configuration Register (ADPCFG)
- A/D Input Scan Selection Register (ADCSSL)

The ADCON1, ADCON2 and ADCON3 registers control the operation of the ADC module. The ADCHS register selects the input channels to be converted. The ADPCFG register configures the port pins as analog inputs or as digital I/O. The ADCSSL register selects inputs for scanning.

Note:	The SSRC<2:0>, ASAM, SMPI<3:0>,
	BUFM and ALTS bits, as well as the
	ADCON3 and ADCSSL registers, must
	not be written to while ADON = 1. This
	would lead to indeterminate results.

The block diagram of the 12-bit ADC module is shown in Figure 16-1.

FIGURE 16-1: 12-BIT ADC FUNCTIONAL BLOCK DIAGRAM



17.4 Watchdog Timer (WDT)

17.4.1 WATCHDOG TIMER OPERATION

The primary function of the Watchdog Timer (WDT) is to reset the processor in the event of a software malfunction. The WDT is a free-running timer which runs off an on-chip RC oscillator, requiring no external component. Therefore, the WDT timer will continue to operate even if the main processor clock (e.g., the crystal oscillator) fails.

17.4.2 ENABLING AND DISABLING THE WDT

The Watchdog Timer can be "Enabled" or "Disabled" only through a Configuration bit (FWDTEN) in the Configuration register, FWDT.

Setting FWDTEN = 1 enables the Watchdog Timer. The enabling is done when programming the device. By default, after chip erase, FWDTEN bit = 1. Any device programmer capable of programming dsPIC30F devices allows programming of this and other Configuration bits.

If enabled, the WDT will increment until it overflows or "times out". A WDT time-out will force a device Reset (except during Sleep). To prevent a WDT time-out, the user must clear the Watchdog Timer using a CLRWDT instruction.

If a WDT times out during Sleep, the device will wake-up. The WDTO bit in the RCON register will be cleared to indicate a wake-up resulting from a WDT time-out.

Setting FWDTEN = 0 allows user software to enable/disable the Watchdog Timer via the SWDTEN (RCON<5>) control bit.

17.5 Low-Voltage Detect

The Low-Voltage Detect (LVD) module is used to detect when the VDD of the device drops below a threshold value, VLVD, which is determined by the LVDL<3:0> bits (RCON<11:8>) and is thus user programmable. The internal voltage reference circuitry requires a nominal amount of time to stabilize, and the BGST bit (RCON<13>) indicates when the voltage reference has stabilized.

In some devices, the LVD threshold voltage may be applied externally on the LVDIN pin.

The LVD module is enabled by setting the LVDEN bit (RCON<12>).

17.6 Power-Saving Modes

There are two power-saving states that can be entered through the execution of a special instruction, PWRSAV; these are Sleep and Idle.

The format of the PWRSAV instruction is as follows:

PWRSAV <parameter>, where 'parameter' defines Idle or Sleep mode.

17.6.1 SLEEP MODE

In Sleep mode, the clock to the CPU and peripherals is shut down. If an on-chip oscillator is being used, it is shut down.

The Fail-Safe Clock Monitor is not functional during Sleep since there is no clock to monitor. However, LPRC clock remains active if WDT is operational during Sleep.

The brown-out protection circuit and the Low-Voltage Detect circuit, if enabled, will remain functional during Sleep.

The processor wakes up from Sleep if at least one of the following conditions has occurred:

- any interrupt that is individually enabled and meets the required priority level
- any Reset (POR, BOR and MCLR)
- WDT time-out

On waking up from Sleep mode, the processor will restart the same clock that was active prior to entry into Sleep mode. When clock switching is enabled, bits COSC<2:0> will determine the oscillator source that will be used on wake-up. If clock switch is disabled, then there is only one system clock.

Note: If a POR or BOR occurred, the selection of the oscillator is based on the FOS<2:0> and FPR<4:0> Configuration bits.

If the clock source is an oscillator, the clock to the device will be held off until OST times out (indicating a stable oscillator). If PLL is used, the system clock is held off until LOCK = 1 (indicating that the PLL is stable). In either case, TPOR, TLOCK and TPWRT delays are applied.

If EC, FRC, LPRC or ERC oscillators are used, then a delay of TPOR (~ 10 μ s) is applied. This is the smallest delay possible on wake-up from Sleep.

Moreover, if LP oscillator was active during Sleep and LP is the oscillator used on wake-up, then the start-up delay will be equal to TPOR. PWRT delay and OST timer delay are not applied. In order to have the smallest possible start-up delay when waking up from Sleep, one of these faster wake-up options should be selected before entering Sleep.

TABLE 20-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended						
Parameter No.	Typical ⁽¹⁾	Мах	Units Conditions						
Operating Cur	Operating Current (IDD) ⁽²⁾								
DC31a	1.6	3.0	mA	25°C					
DC31b	1.6	3.0	mA	85°C	3.3V				
DC31c	1.6	3.0	mA	125°C		0.128 MIPS			
DC31e	3.6	6.0	mA	25°C		LPRC (512 kHz)			
DC31f	3.3	6.0	mA	85°C	5V				
DC31g	3.2	6.0	mA	125°C					
DC30a	3.0	5.0	mA	25°C					
DC30b	3.0	5.0	mA	85°C	3.3V				
DC30c	3.1	5.0	mA	125°C		(1.8 MIPS)			
DC30e	6.0	9.0	mA	25°C		FRC (7.37 MHz)			
DC30f	5.8	9.0	mA	85°C	5V				
DC30g	5.7	9.0	mA	125°C					
DC23a	9.0	15.0	mA	25°C					
DC23b	10.0	15.0	mA	85°C	3.3V				
DC23c	10.0	15.0	mA	125°C		4 MIPS			
DC23e	16.0	24.0	mA	25°C					
DC23f	16.0	24.0	mA	85°C	5V				
DC23g	16.0	24.0	mA	125°C					
DC24a	22.0	33.0	mA	25°C					
DC24b	22.0	33.0	mA	85°C	3.3V				
DC24c	22.0	33.0	mA	125°C					
DC24e	37.0	56.0	mA	25°C		10 MIFS			
DC24f	37.0	56.0	mA	85°C	5V				
DC24g	37.0	56.0	mA	125°C					
DC27a	41.0	60.0	mA	25°C	2.2\/				
DC27b	40.0	60.0	mA	85°C	3.3V				
DC27d	68.0	90.0	mA	25°C		20 MIPS			
DC27e	67.0	90.0	mA	85°C	5V				
DC27f	66.0	90.0	mA	125°C					
DC29a	96.0	140.0	mA	25°C	5\/				
DC29b	94.0	140.0	mA	85°C	50	30 MIP3			

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.



FIGURE 20-14: SPI MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 20-31: SPI MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHAI	RACTERISTIC	S	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30	—		ns	—		
SP71	TscH	SCKx Input High Time	30	_		ns			
SP72	TscF	SCKx Input Fall Time ⁽³⁾		10	25	ns	—		
SP73	TscR	SCKx Input Rise Time ⁽³⁾		10	25	ns			
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾		_		ns	See DO32		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾		_		ns	See DO31		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		—	30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—		
SP50	TssL2scH, TssL2scL	SSx↓to SCKx↑ or SCKx↓Input	120	—		ns	—		
SP51	TssH2doZ	SSx↑ to SDOx Output high impedance ⁽³⁾	10	—	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCK Edge	1.5 Tcy +40	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: Assumes 50 pF load on all SPI pins.

TABLE 20-36: 12-BIT ADC MODULE SPECIFICATIONS

АС СНА	ARACTERIS	STICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial 40°C <ta <="+85°C" for="" standard<="" td=""></ta>						
Param No.	Symbol	Characteristic	Min.	Тур	-40°C -	SIA ≤+12 Units	Conditions		
			Device Si	ylqqu					
AD01	AVdd	Module VDD Supply	Greater of VDD - 0.3 or 2.7	-	Lesser of VDD + 0.3 or 5.5	V			
AD02	AVss	Module Vss Supply	Vss - 0.3	_	Vss + 0.3	V			
-			Reference	Inputs					
AD05	Vrefh	Reference Voltage High	AVss + 2.7		AVdd	V			
AD06	Vrefl	Reference Voltage Low	AVss		AVDD - 2.7	V			
AD07	Vref	Absolute Reference Voltage	AVss - 0.3	—	AVDD + 0.3	V			
AD08	IREF	Current Drain	—	200 .001	300 2	μΑ μΑ	A/D operating A/D off		
		·	Analog I	nput					
AD10	VINH-VINL	Full-Scale Input Span	Vrefl	—	Vrefh	V	See Note 1		
AD11	Vin	Absolute Input Voltage	AVss - 0.3	—	AVDD + 0.3	V	—		
AD12		Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V Source Impedance = $2.5 \text{ k}\Omega$		
AD13	_	Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3V$ Source Impedance = 2.5 k Ω		
AD15	Rss	Switch Resistance	—	3.2K	—	Ω			
AD16	CSAMPLE	Sample Capacitor	_	18		pF			
AD17	Rin	Recommended Impedance of Analog Voltage Source		—	2.5K	Ω			
		-	DC Accur	acy ⁽²⁾			-		
AD20	Nr	Resolution	1	2 data b	its	bits			
AD21	INL	Integral Nonlinearity	_	—	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD21A	INL	Integral Nonlinearity	—	—	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD22	DNL	Differential Nonlinearity	_	_	<±1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 5V		
AD22A	DNL	Differential Nonlinearity	—	_	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD23	Gerr	Gain Error	+1.25	+1.5	+3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD23A	Gerr	Gain Error	+1.25	+1.5	+3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage references.



FIGURE 20-21: 12-BIT A/D CONVERSION TIMING CHARACTERISTICS

INDEX

Numerics

12-bit Analog-to-Digital Converter (A/D) Module113

Α	
A/D	113
Aborting a Conversion	115
ADCHS Register	113
ADCON1 Register	113
ADCON2 Register	113
ADCON3 Register	113
ADCSSL Register	113
ADPCFG Register	113
Configuring Analog Port Pins	60, 119
Connection Considerations	119
Conversion Operation	114
Effects of a Reset	118
Operation During CPU Idle Mode	118
Operation During CPU Sleep Mode	118
Output Formats	118
Power-Down Modes	118
Programming the Sample Trigger	115
Register Map	121
Result Buffer	114
Sampling Requirements	117
Selecting the Conversion Sequence	114
AC Characteristics	160
Load Conditions	160
AC Temperature and Voltage Specifications	160
ADC	
Selecting the Conversion Clock	115
ADC Conversion Speeds	116
Address Generator Units	
Alternate Vector Table	
Analog-to-Digital Converter. See ADC.	
Assembler	
MPASM Assembler	146
Automatic Clock Stretch	100
During 10-bit Addressing (STREN = 1)	100
During 7-bit Addressing (STREN = 1)	100
Receive Mode	100
I Tansmit Mode	100

В

Bandgap Start-up Time
Requirements166
Timing Characteristics166
Barrel Shifter
Bit-Reversed Addressing 46
Example
Implementation46
Modifier Values Table 47
Sequence Table (16-Entry)47
Block Diagrams
12-bit ADC Functional113
16-bit Timer1 Module73
16-bit Timer279
16-bit Timer379
32-bit Timer2/378
DSP Engine24
dsPIC30F201112
dsPIC30F201213
dsPIC30F301315
External Power-on Reset Circuit131

I ² C
Input Capture Mode
Oscillator System
Output Compare Mode
Reset System 129
Shared Port Structure
SPI
SPI Master/Slave Connection 95
UART Receiver 106
UART Transmitter 105
BOR Characteristics
BOR See Brown-out Reset
BON: See Diown-out Reset. Brown-out Reset
Characteristics 159
Timing Doguiromonto
Timing Requirements
C
- C Compilors
CAN Modulo
L/O Timing Characteristics
I/O Timing Orlandclensuics
I/O Timing Requirements
CLKOUT and I/O TIMIng
Characteristics
Requirements
Data EEPROM Block Erase
Data EEPROM Block Write 58
Data EEPROM Read
Data EEPROM Word Erase 56
Data EEPROM Word Write 57
Erasing a Row of Program Memory 51
Initiating a Programming Sequence
Loading Write Latches
Code Protection 123
Control Registers 50
NVMADR 50
NVMADRU 50
NVMCON
NVMKEY 50
Core Architecture
Overview19
CPU Architecture Overview 19
Customer Change Notification Service
Customer Notification Service 205
Customer Support 205
D
Data Accumulators and Adder/Subtractor

Data Accumulators and Adder/Subtractor	. 25
Data Space Write Saturation	. 27
Overflow and Saturation	. 25
Round Logic	. 26
Write-Back	. 26
Data Address Space	. 35
Alignment	. 38
Alignment (Figure)	. 38
Effect of Invalid Memory Accesses (Table)	. 38
MCU and DSP (MAC Class) Instructions Example	. 37
Memory Map 35	, 36
Near Data Space	. 39
Software Stack	. 39
Spaces	. 38
Width	. 38
Data EEPROM Memory	. 55
Erasing	. 56
Erasing, Block	. 56

Erasing, Word56
Protection Against Spurious Write58
Reading55
Write Verify58
Writing
Writing. Block
Writing. Word
DC Characteristics
BOR
Brown-out Reset
I/O Pin Input Specifications
I/O Pin Output Specifications
Idle Current (IDLE)
Low-Voltage Detect
I VDI 157
Operating Current (IDD)
Power-Down Current (IPD) 154
Program and EEPROM 159
Temperature and Voltage Specifications
Development Support 145
Device Configuration
Register Map 136
Device Configuration Registers
FBORPOR 134
FGS 134
FOSC 134
FWDT 134
Device Overview 11 19
Disabling the LIART
Divide Support 22
Instructions (Table) 22
DSP Engine 23
Multiplier 25
Dual Output Compare Match Mode 88
Continuous Pulse Mode
Single Pulse Mode

Ε

Electrical Characteristics
AC
DC150
Enabling and Setting Up UART
Alternate I/O107
Setting Up Data, Parity and Stop Bit Selections 107
Enabling the UART 107
Equations
ADC Conversion Clock115
Baud Rate 109
Serial Clock Rate 102
Errata9
Exception Sequence
Trap Sources67
External Clock Timing Characteristics
Type A, B and C Timer167
External Clock Timing Requirements161
Type A Timer 167
Type B Timer168
Type C Timer168
External Interrupt Requests70
F
Fast Context Saving
Flash Program Memory
I

Output 156
I/O Ports
Parallel (PIO) 59
I ² C 10-bit Slave Mode Operation
Reception 100
Transmission 100
I ² C 7-bit Slave Mode Operation
Reception
Transmission
I ² C Master Mode Operation
Baud Rate Generator 102
Clock Arbitration 102
Multi-Master Communication,
Bus Collision and Bus Arbitration 102
Reception 102
Transmission 101
I ² C Master Mode Support 101
I ² C Module
Addresses
Bus Data Timing Characteristics
Master Mode 177
Slave Mode 179
Bus Data Timing Requirements
Master Mode
Slave Mode 179
Bus Start/Stop Bits Timing Characteristics
Master Mode 177
Slave Mode 179
General Call Address Support
Interrupts 101
IPMI Support
Operating Eurotian Description 07
Operating Function Description
Operation During CPU Sleep and Idle Modes
Operating Purction Description
Operating Function Description 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101
Operating Pullcion Description 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100
Operating Pullcion Description 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100 97
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100 Various Modes Various Modes 97 Idle Current (IIDLE) 153
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169
Operation During CPU Sleep and Idle Modes 97 Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Register Map 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 44
Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 44
Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture (OPPration During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 43 Move and Accumulator Instructions 44
Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Idle Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture (CAPX) Timing Characteristics 169 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 43 Move and Accumulator Instructions 44 Other Instructions 44
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1) . 100 Various Modes 97 Ide Current (IDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture (CAPX) Timing Characteristics 169 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 43 Move and Accumulator Instructions 44 Other Instructions 44
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Register Control 101 Software Controlled Clock Stretching (STREN = 1). 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 43 MAC Instructions 44 Move and Accumulator Instructions 44 Other Instructions 44
Operation During CPU Sleep and Idle Modes 97 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Register Map 101 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 43 MAC Instructions 44 Other Instructions 44 Other Instructions
Operation During CPU Sleep and Idle Modes 102 Pin Configuration 97 Programmer's Model 97 Register Map 103 Register Map 103 Registers 97 Slope Control 101 Software Controlled Clock Stretching (STREN = 1). 100 Various Modes 97 Idle Current (IIDLE) 153 In-Circuit Serial Programming (ICSP) 49, 123 Input Capture (CAPX) Timing Characteristics 169 Input Capture Module 83 Interrupts 84 Register Map 85 Input Capture Operation During Sleep and Idle Modes 84 CPU Idle Mode 84 CPU Sleep Mode 84 Input Capture Timing Requirements 169 Input Change Notification Module 63 dsPIC30F2012/3013 Register Map (Bits 7-0) 63 Instruction Addressing Modes 43 File Register Instructions 43 MAC Instructions 43 MAC Instructions 44 Other Instructions 43 Move and Accumulator Instr

I/O Pin Specifications