E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	5
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-DFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f615-h-md

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

				57 OI E 0				0011111		———	
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	Value on POR, BOR	Page
Bank O											
00h	INDF	Addressing	, this locatio	on uses con	tents of FS	R to addres	s data mem	ory (not a	ohysical reg	sydeencexix xxxxx	25, 115
01h	TMRO	Timer0 Mo	odule s Regi	ster						XXXX XXXX	53, 115
02h	PCL	Program C	ounter s (P	C) Least Sig	gnificant By	te				0000 0000	25, 115
03h	STATUS	IRP ⁽¹⁾	RP1 ⁽¹⁾	RPO	TO	PD	Z	DC	С	0001 1xxx	18, 115
04h	FSR	Indirect Da	ita Memory	Address Po	inter					XXXX XXXX	25, 115
05h	GPIO			GP5	GP4	GP3	GP2	GP1	GPO	x0 x000	43, 115
06h		Unimpleme	nted								
07h		Unimpleme	nted								
08h		Unimpleme	nted								
09h		Unimpleme	nted								
OAh	PCLATH				Write	Buffer for	upper 5 bits	of Program	n Counter	0 0000	25, 115
OBh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 0000	20, 115
OCh	PIR1					CMIF			TMR1IF	00 2	2, 115
ODh		Unimpleme	Unimplemented								
OEh	TMR1L	Holding Re	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								57, 115
OFh	TMR1H	Holding Re	gister for th	ne Most Sig	nificant Byt	e of the 16	-bit TMR1 R	legister		xxxx xxxx	57, 115
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	TICKPSO 1	1OSCEN 1	1SYNC	TMR1CS	TMR10N	0000 0000	62, 115
11h		Unimpleme	nted								
12h		Unimpleme	nted								
13h		Unimpleme	nted								
14h		Unimpleme	nted								
15h		Unimpleme	nted								
16h		Unimpleme	nted								
17h		Unimpleme	nted								
18h		Unimpleme	nted								
19h	VRCON	CMVREN		VRR	FVREN	VR3	VR2	VR1	VRO	0-00 0000	76, 116
1Ah	CMCONO	CMON	COUT	CMOE	CMPOL		CMR		CMCH	0000 -0-0	72, 116
1Bh											
1Ch	CMCON1				T1ACS	CMHYS		T1GSS	CMSYNC	0 0-10	73, 116
1Dh		Unimpleme	nted								
1Eh		Unimpleme	nted								
1Fh		Unimpleme	nted								

TABLE 2-1: PIC12F609/HV609 SPECIAL FUNCTION REGISTERS SUMMARY BANK O

Legend:

= Unimplemented locations read ds, u = unchangedx = unknownq = value depends on condition, shaded = unimplemented

1: IRP and RP1 bits are reserved, always maintain these bits clear.

2: Read only register.

9.8 Comparator Gating Timer1

This feature can be used to time the duration or interval of analog events. Clearing the T1GSS bit of the CMCON1 register will enable Timer1 to increment based on the output of the comparator. This requires that Timer1 is on and gating is enabled. See Section 7.0 Timer1 Module with Gate Controfor details.

Timer1 by setting the CMSYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

9.9 Synchronizing Comparator Output to Timer1

The comparator output can be synchronized with Timer1 by setting the CMSYNC bit of the CMCON1 register. When enabled, the comparator output is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To It is recommended to synchronize the comparator with prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 9-2) and the Timer1 Block Diagram (Figure 7-1) for more information.

REGISTER 9-2:	CMCON1:	COMPARATOR	CONTROL	REGISTER	1
---------------	---------	------------	---------	----------	---

0-0	U-0	U-O	U-O R/W-O R/W-O U-O		R/W-1	R/W-C	
			T1ACS	CMHYS		T1GSS	CMSYNC
bit 7							bit O

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as O
-n = Value at POR	1 = Bit is set	0 = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as O
bit 4	T1ACS: Timer1 Alternate Clock Select bit
	1 = Timer 1 Clock Source is System Clocks(F)
	0 = Timer 1 Clock Source is Instruction Clookc(F4)
bit 3	CMHYS: Comparator Hysteresis Select bit
	1 = Comparator Hysteresis enabled
	0 = Comparator Hysteresis disabled
bit 2	Unimplemented: Read as O
bit 1	T1GSS: Timer1 Gate Source Select (bit
	1 = Timer 1 Gate Source is T1pin (pin should be configured as digital input)
	0 = Timer 1 Gate Source is comparator output
bit O	CMSYNC: Comparator Output Synchronization?bit
	1 = Output is synchronized with falling edge of Timer1 clock
	0 = Output is asynchronous
Note 1: F	Refer toSection 7.6 Timer1 Gate.

2: Refer to Figure 9-2.

11.3.1 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 11-1.

EQUATION 11-1: PWM PERIOD

PWM Period = PR2 + 1 > X4 XTOSC X (TMR2 Prescale Value)

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

TMR2 is cleared

The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)

The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note:	The Timer2 postscaler (sesection 8.1
	Timer2 Operation) is not used in the
	determination of the PWM frequency.

11.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1B<1:O> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the DC1B<1:O> bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1B<1:O> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period

completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 11-2 is used to calculate the PWM pulse width.

Equation 11-3 is used to calculate the PWM duty cycle ratio.

EQUATION 11-2: PULSE WIDTH

Pulse Width = CCPR1L:CCP1CON<5:4> x

TOSC X (TMR2 Prescale Value)

EQUATION 11-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{CCPR1L:CCP1CON < 5:4>}{4 PR2 + 1}$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system closk (For 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (see Figure 11-3).

11.3.3 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

CCPR1L and DC1B<1:0> bits of the CCP1CON The maximum PWM resolution is 10 bits when PR2 is register can be written to at any time. The duty cycle²⁵⁵. The resolution is a function of the PR2 register value is not latched into CCPR1H until after the period value as shown by Equation 11-4.

EQUATION 11-4: PWM RESOLUTION

Resolution =
$$\frac{\log 4 PR2 + 1}{\log 2}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

IABLE II-4:	EXAIVIPLE PVVIVI	FREQUENCIES AND	RESOLUTIONS (F	OSC = 20 IVIHZ

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kH	z 78.12 kł	lz 156.3 l	(Hz 208.3 kł
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	OxFF	OxFF	OxFF	Ox3F	Ox1F	Ox17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 11-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (F osc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kH	z 76.92 kł	lz 153.85	kHz 200.0	kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1	
PR2 Value	0x65	0x65	0x65	Ox19	OxOC	OxC	9
Maximum Resolution (bits)	8	8	8	6	5	5	

/ 2010 Microchip Technology Inc.



FIGURE 12-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2



FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



NOTES:

DECFSZ	Decrement f, Skip if O	INCFSZ	Increment f, Skip if O
Syntax:	[<i>label</i>] DECFSZ f,d	Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	O df d127 d [0,1]	Operands:	0 df d127 d [0,1]
Operation:	(f) - Ѣ (destination); skip if result⊕	Operation:	(f) + Ѣ (destination), skip if result⊕
Status Affected	: None	Status Affected:	None
Description:	The contents of register f are decremented. If d $@s$, the result is placed in the W register. If d is 1, the result is placed back in register f. If the result is, the next instruction is executed. If the result isO, then $@AOP$ is executed instead, making it a two-cycle instruction.	Description:	The contents of register f are incremented. If d @s, the result is placed in the W register. If d is 1, the result is placed back in register f. If the result is, the next instruction is executed. If the result isO, aNOPis executed instead, making it awo-cycle instruction.
GOTO	Unconditional Branch	IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] GOTO k	Syntax:	[<i>label</i>] IORLW k
Operands:	0 dk d2047	Operands:	0 dk d255
Operation:	k o PC<10:0> PCLATH<4:3> o PC<12:11>	Operation: Status Affected [:]	(W) .OR. ko (W) 7
Status Affected	: None	Description:	The contents of the W register are
Description:	GOTOis an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>.GOTOis a two-cycle instruction.		OR ed with the eight-bit literal k. The result is placed in the W register.
INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[label] IORWF f,d
Operands:	O df d127 d [0,1]	Operands:	O df d127 d [0,1]
Operation:	(f) + 10 (destination)	Operation:	(W) .OR. (f)o (destination)
Status Affected	: Z	Status Affected:	Z
Description:	The contents of register f are incremented. If d @s, the result is placed in the W register. If d is 1, the result is placed back in register f.	Description:	Inclusive OR the W register with register f. If dOisthe result is placed in the W register. If d is 1, the result is placed back in register f.

Param	Device	Unite	Min	Turp	Мах		Condition
No.	Characteristics	UNITS	IVIIII	тур	IVIAX	Vdd	Note
D010				13	58	2.0	
	Supply Current 🕪	PA		19	67	3.0	IDD LP OSC (32 kHz)
				32	92	5.0	
D011				135	316	2.0	
		PA		185	400	3.0	Idd XT OSC (1 MHz)
				300	537	5.0	
D012		П		240	495	2.0	
		IA.		360	680	3.0	Idd XT OSC (4 MHz)
		mA		0.660	1.20	5.0	
D013	D013			75	158	2.0	
		PA		155	338	3.0	Idd EC OSC (1 MHz)
				345	792	5.0	
D014	014	FA		185	357	2.0	
				325	625	3.0	Idd EC OSC (4 MHz)
		mA		0.665	1.30	5.0	
D016				245	476	2.0	
		PA		360	672	3.0	Idd INTOSC (4 MHz)
				620	1.10	5.0	
D017		PA		395	757	2.0	
		m۵		0.620	1.20	3.0	Idd INTOSC (8 MHz)
		ШA		1.20	2.20	5.0	
D018				175	332	2.0	
		PA		285	518	3.0	Idd EXTRC (4 MHz)
				530	972	5.0	
D019		mΔ		2.20	4.10	4.5	
		MA		2.80	4.80	5.0	עט HS USC (ZU MHZ)

TABLE 16-14: DC CHARACTERISTICS FOR I DD SPECIFICATIONS FOR PIC12F615-H (High Temp.)



FIGURE 17-45: TYPICAL HFIN TOSC FREQUENCY CHANGE vs. V DD (125°C)









