

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 13x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LFBGA
Supplier Device Package	64-MAPBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dn128vmp5

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Terminology and guidelines

Field	Description	Values
FFF	Program flash memory size	 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB 1M0 = 1 MB
R	Silicon revision	 Z = Initial (Blank) = Main A = Revision after main
Т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LK = 80 LQFP (12 mm x 12 mm) MB = 81 MAPBGA (8 mm x 8 mm) LL = 100 LQFP (14 mm x 14 mm) ML = 104 MAPBGA (8 mm x 8 mm) LQ = 121 MAPBGA (8 mm x 8 mm) LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm) MJ = 256 MAPBGA (17 mm x 17 mm)
СС	Maximum CPU frequency (MHz)	 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz
Ν	Packaging type	 R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MK20DN32VLH5

3 Terminology and guidelines

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins		7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3	1.2	V

3.5 Result of exceeding a rating



3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μA

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	٥°C
V _{DD}	3.3 V supply voltage	3.3	V

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	3.8	V

Table continues on the next page...

General

Symbol	Description	Min.	Max.	Unit
I _{DD}	Digital supply current	_	155	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	V _{DD} + 0.3	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} - 0.3	V _{DD} + 0.3	V
$V_{USB_{DP}}$	USB_DP input voltage	-0.3	3.63	V
V_{USB_DM}	USB_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V _{BAT}	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + $(V_{IH} - V_{IL})/2$.

Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
 - have C_L=30pF loads,
 - are configured for fast slew rate (PORTx_PCRn[SRE]=0), and
 - are configured for high drive strength (PORTx_PCRn[DSE]=1)
- 2. input pins
 - have their passive filter disabled (PORTx_PCRn[PFE]=0)

Figure 3. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors for 64LQFP

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	19	dBµV	1,2
V _{RE2}	Radiated emissions voltage, band 2	50–150	21	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	19	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	11	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	L	—	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported

emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2. $V_{DD} = 3.3 \text{ V}$, $T_A = 25 \text{ °C}$, $f_{OSC} = 12 \text{ MHz}$ (crystal), $f_{SYS} = 48 \text{ MHz}$, $f_{BUS} = 48 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to http://www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	_	7	pF
C _{IN_D}	Input capacitance: digital pins	—	7	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9			
f _{SYS}	System and core clock		50	MHz	
f _{SYS_USB}	System and core clock when Full Speed USB in operation	20	_	MHz	
f _{BUS}	Bus clock		50	MHz	
f _{FLASH}	Flash clock		25	MHz	
f _{LPTMR}	LPTMR clock		25	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock		4	MHz	

Table continues on the next page ...

Board type	Symbol	Description	64 MAPBGA	64 LQFP	Unit	Notes
Single-layer (1s)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	90	53	°C/W	1,3
Four-layer (2s2p)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	51	40	°C/W	3
	R _{0JB}	Thermal resistance, junction to board	31	28	°C/W	5
_	R _{θJC}	Thermal resistance, junction to case	31	15	°C/W	6
_	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	6	3	°C/W	7

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air) with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.

3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions – Forced Convection (Moving Air)* with the board horizontal.

5. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.

- 6. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 7. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors

6.1 Core modules

Figure 6. Test Access Port timing

6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes			
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	_	kHz				
f _{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz				
$\Delta_{fdco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1			
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over voltage and temperature	_	+0.5/-0.7	± 3	%f _{dco}	1			
∆f _{dco_t}	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C		± 0.3	_	%f _{dco}	1			
f _{intf_ft}	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	_	MHz				
f _{intf_t}	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz				
f _{loc_low}	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f _{ints_t}	_	_	kHz				
f _{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f _{ints_t}	_	_	kHz				
	/ // // // /// _/								

Table 13. MCG specifications

Table continues on the next page...

6.4.1.2 Flash timing specifications — commands Table 19. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk32k}	32 KB data flash	—	—	0.5	ms	
t _{rd1blk128k}	128 KB program flash	—	—	1.7	ms	
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	_		60	μs	1
t _{pgmchk}	Program Check execution time	_	_	45	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	30	μs	1
t _{pgm4}	Program Longword execution time	_	65	145	μs	
	Erase Flash Block execution time					2
t _{ersblk32k}	32 KB data flash	_	55	465	ms	
t _{ersblk128k}	128 KB program flash	_	61	495	ms	
t _{ersscr}	Erase Flash Sector execution time		14	114	ms	2
	Program Section execution time					
t _{pgmsec512}	• 512 B flash	_	4.7	—	ms	
t _{pgmsec1k}	• 1 KB flash	_	9.3	—	ms	
t _{rd1all}	Read 1s All Blocks execution time	_	_	1.8	ms	
t _{rdonce}	Read Once execution time	_	_	25	μs	1
t _{pgmonce}	Program Once execution time	_	65	_	μs	
t _{ersall}	Erase All Blocks execution time		115	1000	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Program Partition for EEPROM execution time					
t _{pgmpart32k}	• 32 KB FlexNVM	—	70	—	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	—	50	—	μs	
t _{setram8k}	8 KB EEPROM backup	—	0.3	0.5	ms	
t _{setram32k}	32 KB EEPROM backup	_	0.7	1.0	ms	
	Byte-write to FlexRAM	for EEPRON	l operation		1	I
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time		175	260	μs	3
	Byte-write to FlexRAM execution time:					
t _{eewr8b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr8b16k}	16 KB EEPROM backup	_	385	1800	μs	
t _{eewr8b32k}	32 KB EEPROM backup	_	475	2000	μs	

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Word-write to FlexRAM	for EEPRON	A operation			
t _{eewr16bers}	Word-write to erased FlexRAM location execution time		175	260	μs	
	Word-write to FlexRAM execution time:					
t _{eewr16b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr16b16k}	16 KB EEPROM backup	_	385	1800	μs	
t _{eewr16b32k}	32 KB EEPROM backup	—	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	ı		
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time		360	540	μs	
	Longword-write to FlexRAM execution time:					
t _{eewr32b8k}	8 KB EEPROM backup	_	545	1950	μs	
t _{eewr32b16k}	16 KB EEPROM backup	—	630	2050	μs	
t _{eewr32b32k}	32 KB EEPROM backup	_	810	2250	μs	

Table 19. Flash command timing specifications (continued)

1. Assumes 25MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

6.4.1.3 Flash high voltage current behaviors Table 20. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

6.4.1.4 Reliability specifications

Table 21. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes			
	Program Flash								
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	—	years				
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100		years				
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2			
	Data Flash								
t _{nvmretd10k}	Data retention after up to 10 K cycles	5	50		years				

Table continues on the next page ...

Num	Description	Min.	Max.	Unit
EP1	EZP_CK frequency of operation (all commands except READ)	—	f _{SYS} /2	MHz
EP1a	EZP_CK frequency of operation (READ command)		f _{SYS} /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t _{EZP_CK}	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to $\overline{\text{EZP}_{CS}}$ input invalid (hold)	5		ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid		17	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

Peripheral operating requirements and behaviors

Figure 13. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

Figure 14. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

6.6.3 Voltage reference electrical specifications

Table 26. VI	REF full-range	operating	requirements
--------------	----------------	-----------	--------------

Symbol	Description	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	
T _A	Temperature	-40	105	°C	
CL	Output load capacitance	1(00	nF	1, 2

1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim at nominal V_{DDA} and temperature=25C	1.1915	1.195	1.1977	V	

Table 27. VREF full-range operating behaviors

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output — factory trim	1.1584	—	1.2376	V	
V _{out}	Voltage reference output — user trim	1.193	_	1.197	V	
V _{step}	Voltage reference trim step		0.5	_	mV	
V _{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range)		—	80	mV	
I _{bg}	Bandgap only current	—	—	80	μA	1
I _{lp}	Low-power buffer current	—	—	360	uA	1
I _{hp}	High-power buffer current	—	—	1	mA	1
ΔV_{LOAD}	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T _{stup}	Buffer startup time	—	—	100	μs	
V _{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

Table 27. VREF full-range operating behaviors (continued)

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 28. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T _A	Temperature	0	50	°C	

Table 29. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim	1.173	1.225	V	

6.7 Timers

See General switching specifications.

6.8 Communication interfaces

6.8.5 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	12.5	MHz	
DS1	DSPI_SCK output cycle time	4 x t _{BUS}	_	ns	
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{BUS} x 2) – 4	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{BUS} x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-1.2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	19.1		ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 34.	Master mode DS	PI timing	(full voltage	range)
-----------	----------------	-----------	---------------	--------

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t _{BUS}	—	ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	24	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	19	ns

6.8.6 I²C switching specifications

See General switching specifications.

6.8.7 UART switching specifications

See General switching specifications.

6.8.8 I2S/SAI Switching Specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

6.8.8.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	25	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns

Table 36. I2S/SAI master mode timing

Pinout