



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx120f032b-50i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP

Sec by 22 Sec by 22 Sec by 23 Sec by 24/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 0000 0CH0C0N 31:16 - <td< th=""><th>ess</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>its</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	ess										В	its								
386 DCHOCON 3116 - 3000 D	Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000 CHRUCY - 3000DD </td <td>2060</td> <td></td> <td>31:16</td> <td>—</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>0000</td>	2060		31:16	—	_	—	_	_	—	_	_	—	—	—	_	_	_	_	_	0000
3070 CHOECN 31.16 - - - - - CHAIRS 7.0* -	3000	DCHUCON	15:0	CHBUSY	_	-			_	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
BOTO CONCECT 15.0 CHIRCOTOR CHORCOT PATEN SIRGEN ARGEN -<	3070		31:16	—	_	—	—	—	_	—	—		-	-	CHAIR	Q<7:0>				00FF
3080 DCH0IM 31:16 - - - - CHSDIE CHBDIE CHDDIE CHBDIE	3070	Denieleon	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
0000 000000000000000000000000000000000000	3080	DCHOINT	31:16	—	—		—	_		—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
309 DCH0SA 31:16 15:0 CHSA<31:0> 0 30040 DCH0DSA 31:16 15:0 CHDSA<31:0> 0 3080 DCH0SSI2 31:16 15:0 -	0000	Domont	15:0	—	—	—	—	—		—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
000 0000001 15.0 0000001 0000001 0000001 00000000 000000000 000000000 0000000000 00000000000 000000000000000000 000000000000000000000000000000000000	3090		31:16								CHSSA	\<31·0>								0000
30A0 DCH0SN 31:16 - <	0000	Donooon	15:0								01100/	1.05								0000
3080 DCH0581Z 31:16	3040		31:16								CHDS4	\<31·0>								0000
3080 DCH0SIZ 31:16 -	00/10	BOINDBOIL	15:0													-	•		-	0000
CHORE 15.0 CHORE 15.0 3000 DCHORSTR 31.16 - - - - - - - - - 0 3000 DCHORSTR 31.16 -	30B0	DCH0SSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
30C0 DCH0DSIZ 31:16 -	0000	DONOCOL	15:0								CHSSIZ	Z<15:0>				-	•		-	0000
CHOSIZ-15:0> 3000 DCHOSPTR 15:0	3000	DCHODSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
3000 DCHOSPTR 31:16 -	0000	DONODOIL	15:0								CHDSI	Z<15:0>				-	•		-	0000
3000 DCH0DPTR 15.0 CHSPTR 0	3000	DCHOSPTR	31:16	—	—	—	—	—		—	—	—	—		—	—	—	—	—	0000
30E0 CH0DPTR 31:16 -	0000	Bonoor III	15:0								CHSPT	R<15:0>				-	•		-	0000
0000 000000000000000000000000000000000000	30E0		31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
30F0 DCH0CSIZ 31:16 - 0 0 0 0 0 0 10 0 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <th10< th=""> <th10< th=""> 10</th10<></th10<>	0020	BOHODI III	15:0								CHDPT	R<15:0>				-	•		-	0000
15:0 CHCSIZ<15:0> 0 3100 DCH0CPTR 31:16 - - - - - - - - - - - 0 3110 DCH0CPTR 31:16 - 0 0 3110 DCH0DAT 31:16 - - - - - - - - - - 0 3120 DCH1CON 31:16 - - - - - - - - - - 0 3130 DCH1ECN 31:16 - - - - - - - - - - 0 </td <td>30E0</td> <td>DCH0CSIZ</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>0000</td>	30E0	DCH0CSIZ	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3100 DCH0CPTR 31:16 -	001 0	DOLIGOOIS	15:0								CHCSI	Z<15:0>				-	-		-	0000
15:0 CHCPTR<15:0> 0 3110 DCH0DAT 31:16 - - - - - - - - - - - 0 3110 DCH0DAT 31:16 - 0 0 3120 DCH1CON 31:16 -	3100	DCH0CPTR	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3110 DCH0DAT ^{31:16}	0100	Borioor III	15:0								CHCPT	R<15:0>				-			-	0000
Original 15:0 - - - - - - - - CHPDAT<7:0> 0 3120 DCH1CON 31:16 -	3110	DCH0DAT	31:16	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	0000
3120 DCH1CON 31:16 0 3120 DCH1CON 15:0 CHBUSY 0 3130 DCH1ECON 31:16 CHCHNS CHAED CHAED CHAEN CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 CFORCE CABORT PATEN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN <t< td=""><td>00</td><td>50110571</td><td>15:0</td><td>_</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td></td><td></td><td></td><td>CHPDA</td><td>AT<7:0></td><td></td><td></td><td></td><td>0000</td></t<>	00	50110571	15:0	_	—	—	—	_	—	—	—				CHPDA	AT<7:0>				0000
15:0 CHBUSY - - - - - - CHCHNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 - - - - - - - 0 3130 DCH1ECON 31:16 - - - - - CHORNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3140 DCH1INT 31:16 - CH3DIE CHDDIE CHDDIE CHDIE CH2CIF CH2CIF CH2CIF CH2CIF CH2CIF 0 0 0	3120	DCH1CON	31:16	—	—	—	—	-	—	—	-	—	—	—	—	—	—	—	—	0000
3130 DCH1ECON 31:16 - - - - - - - - - - - - - 0 3130 DCH1ECON 15:0 -	0.20	20110011	15:0	CHBUSY	—	—	—	_	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN — #	3130	DCH1ECON	31:16	—	—	—	—	—	—	—	—		I	I	CHAIR	Q<7:0>				00FF
3140 DCH1INT ^{31:16}			15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		—		FF00
15:0 - - - - - - CHERIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0 3150 DCH1SSA 31:16 CHSSA<31:0> 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3140	DCH1INT	31:16	—	—	—	—	-	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3150 DCH1SSA 31:16 15:0 CHSSA<31:0> 0 3160 DCH1DSA 31:16 17:0 CHDSA<31:0> 0	00	50	15:0	_	—	—	—	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
Other 15:0 Other 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3150	DCH1SSA	31:16								CHSSA	A<31.0>								0000
3160 DCH1DSA 31:16 CHDSA<31:0>	5100	201100/(15:0								01100/									0000
	3160	DCH1DSA	31:16								CHDS4	A<31.0>								0000
0	5100	201120/(15:0								01100/									0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY



PIC32MX1XX/2XX 28/36/44-PIN FAMILY

REGISTER 10-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾
 - 1 = Token packet rejected due to CRC5 error
 - 0 = Token packet accepted
 - EOFEF: EOF Error Flag bit^(3,5)
 - 1 = An EOF error condition was detected
 - 0 = No EOF error condition was detected
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check failed
 - 0 = PID check passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
	R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	ISTATE	SEO	PKTDIS ⁽⁴⁾	LISBDST		DESIME(3)	DDBDST	USBEN ⁽⁴⁾
	JUNATE	520	TOKBUSY ^(1,5)	000001	TIOSTEIN"	INCOUNEY /		SOFEN ⁽⁵⁾

REGISTER 10-11: U1CON: USB CONTROL REGISTER

Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **JSTATE:** Live Differential Receiver JSTATE flag bit 1 = JSTATE was detected on the USB
 - 0 = No JSTATE was detected on the
- bit 6 **SE0:** Live Single-Ended Zero flag bit 1 = Single-Ended Zero was detected on the USB
 - 0 = No Single-Ended Zero was detected
- bit 5 **PKTDIS:** Packet Transfer Disable bit⁽⁴⁾
 - 1 = Token and packet processing is disabled (set upon SETUP token received)
 - 0 = Token and packet processing is enabled
 - TOKBUSY: Token Busy Indicator bit^(1,5)
 - 1 = Token is being executed by the USB module
 - 0 = No token is being executed

bit 4 USBRST: Module Reset bit⁽⁵⁾

- 1 = USB reset generated
- 0 = USB reset terminated
- bit 3 HOSTEN: Host Mode Enable bit⁽²⁾
 - 1 = USB host capability is enabled
 - 0 = USB host capability is disabled
- bit 2 RESUME: RESUME Signaling Enable bit⁽³⁾
 - 1 = RESUME signaling is activated
 - 0 = RESUME signaling is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 10-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a Low-Speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

11.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the PPS options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 11-2) are used to control output mapping. Like the [*pin name*]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPA0



11.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to the peripheral map:

- Control register lock sequence
- Configuration bit select lock

11.3.6.1 Control Register Lock Sequence

Under normal operation, writes to the RPnR and [*pin name*]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the Configuration bit, IOLOCK (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

11.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [*pin name*]R registers. The Configuration bit, IOL1WAY (DEVCFG3<29>), blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and reenable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

12.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications.

FIGURE 12-1: TIMER1 BLOCK DIAGRAM

The following modes are supported:

- · Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

12.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

Figure 12-1 illustrates a general block diagram of Timer1.



REGISTER 15-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

ICM<2:0>: Input Capture Mode Select bits

bit 2-0

- 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
- 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
- 101 = Prescaled Capture Event mode every sixteenth rising edge
- 100 = Prescaled Capture Event mode every fourth rising edge
- 011 = Simple Capture Event mode every rising edge
- 010 = Simple Capture Event mode every falling edge
- 001 = Edge Detect mode every edge (rising and falling)
- 000 = Input Capture module is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	IREN	RTSMD	—	UEN	<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL

REGISTER 19-1: UXMODE: UARTX MODE REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: UARTx Enable bit⁽¹⁾
 - 1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by the UEN<1:0> and UTXEN control bits.
 - 0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal.
- bit 14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

- 1 = Discontinue module operation when the device enters Idle mode
- 0 = Continue module operation when the device enters Idle mode
- bit 12 IREN: IrDA Encoder and Decoder Enable bit
 - 1 = IrDA is enabled
 - 0 = IrDA is disabled
- bit 11 **RTSMD:** Mode Selection for UxRTS Pin bit
 - $1 = \overline{\text{UxRTS}}$ pin is in Simplex mode
 - $0 = \overline{\text{UxRTS}}$ pin is in Flow Control mode
- bit 10 Unimplemented: Read as '0'
- bit 9-8 UEN<1:0>: UARTx Enable bits
 - 11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used
 - 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register
- bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
 - 1 = Wake-up enabled
 - 0 = Wake-up disabled
- bit 6 LPBACK: UARTx Loopback Mode Select bit
 - 1 = Loopback mode is enabled
 - 0 = Loopback mode is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24	—	—	HR10	HR10<1:0>		HR01	<3:0>	
00.40	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16	—		MIN10<2:0>			MIN01	<3:0>	
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	—		SEC10<2:0>			SEC0 ²	<3:0>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	—	—	—	_	—		_	_
Legend:								

REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 **HR01<3:0>:** Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9 bit 23 **Unimplemented:** Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>:** Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9 bit 15 **Unimplemented:** Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>:** Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

x = Bit is unknown

22.0 **10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)**

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed

FIGURE 22-1:

- Up to 13 analog input pins
- External voltage reference input pins
- · One unipolar, differential Sample and Hold Amplifier (SHA)
- Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- Selectable buffer fill modes
- Eight conversion result format options
- · Operation during Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. Figure 22-2 illustrates a block diagram of the ADC conversion clock period. The 10-bit ADC has up to 13 analog input pins, designated AN0-AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



5: This selection is only used with CTMU capacitive and time measurement.

ADC1 MODULE BLOCK DIAGRAM

25.1 CTMU Control Registers

TABLE 25-1: CTMU REGISTER MAP

ess		Bits													6				
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1 200		31:16	EDG1MOD	EDG1POL		EDG15	SEL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG28	SEL<3:0>		—	_	0000
A200	CTMUCON	15:0	ON	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			ITRIM<	<5:0>			IRNG	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

26.0 POWER-SAVING FEATURES

Note:	This data sheet summarizes the features
	of the PIC32MX1XX/2XX 28/36/44-pin
	Family of devices. It is not intended to be
	a comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 10. "Power-
	Saving Features" (DS60001130), which
	is available from the Documentation >
	Reference Manual section of the
	Microchip PIC32 web site
	(www.microchip.com/pic32).

This section describes power-saving features for the PIC32MX1XX/2XX 28/36/44-pin Family. The PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

26.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers
- LPRC Run mode: the CPU is clocked from the LPRC clock source
- Sosc Run mode: the CPU is clocked from the Sosc clock source

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

26.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as follows:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

26.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

26.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is halted
- The system clock source is typically shutdown. See Section 26.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

						0		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1
31:24	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	—		—	_
22.16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23.10	—	—	—	—	—	—	—	-
15.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15.0				USERID<	15:8>			
7:0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
7.0				USERID<	7:0>			

REGISTER 27-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Legend:	r = Reserved bit	P = Programmable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31 FVBUSONIO: USB VBUSON Selection bit

- 1 = VBUSON pin is controlled by the USB module 0 = VBUSON pin is controlled by the port function
- bit 30 **FUSBIDIO:** USB USBID Selection bit 1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function
- bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 28 PMDI1WAY: Peripheral Module Disable Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 27-16 Reserved: Write '1'
- bit 15-0 USERID<15:0>: User ID bits

This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG.



FIGURE 30-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 30-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: } 2.3V \ to \ 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}C \leq TA \leq +85^{\circ}C \ for \ Industrial \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \ for \ V-temp \end{array}$							
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2		_	ns	_			
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	—	-	ns	—			
SP72	TscF	SCKx Input Fall Time	—	5	10	ns	—			
SP73	TscR	SCKx Input Rise Time	—	5	10	ns	_			
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	_	_	ns	See parameter DO32			
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	—	_	ns	See parameter DO31			
SP35	TscH2doV,	SDOx Data Output Valid after	_	—	20	ns	VDD > 2.7V			
	TscL2DoV	SCKx Edge	—	—	30	ns	VDD < 2.7V			
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	—	_	ns	—			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10	—		ns	—			
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	175			ns	_			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 3: The minimum clock period for SCKx is 50 ns.
- **4:** Assumes 50 pF load on all SPIx pins.

TABLE 30-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

AC CHARACTERISTICS							
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	_
		Hold Time	400 kHz mode	600	—	ns	
			1 MHz mode (Note 1)	250		ns	
IS40	TAA:SCL	CL Output Valid from Clock	100 kHz mode	0	3500	ns	—
			400 kHz mode	0	1000	ns	
			1 MHz mode (Note 1)	0	350	ns	
IS45	Tbf:sda	F:SDA Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bu
			400 kHz mode	1.3	—	μs	must be free before a new
			1 MHz mode (Note 1)	0.5	—	μS	transmission can start
IS50	Св	Bus Capacitive Loading		_	400	pF	—

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

FIGURE 30-23: EJTAG TIMING CHARACTERISTICS



TABLE 30-42: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industr} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temperatur} \\ \end{array}$			
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions
EJ1	Ттсксус	TCK Cycle Time	25	—	ns	—
EJ2	Ттскнідн	TCK High Time	10	—	ns	—
EJ3	TTCKLOW	TCK Low Time	10	—	ns	—
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	-	ns	_
EJ6	TTDOOUT	TDO Output Delay Time from Falling TCK	-	5	ns	_
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	—	5	ns	_
EJ8	TTRSTLOW	TRST Low Time	25	—	ns	—
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output	—	_	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 32-1: I/O OUTPUT VOLTAGE HIGH (VOH)





28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]





Microchip Technology Drawing C04-187C Sheet 1 of 2

TABLE A-1:	MAJOR SECTION UPDATES	(CONTINUED)	
------------	-----------------------	-------------	--

Section	Update Description
29.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings (removed Voltage on VCORE with respect to Vss).
	Added the SPDIP specification to the Thermal Packaging Characteristics (see Table 29-2).
	Updated the Typical values for parameters DC20-DC24 in the Operating Current (IDD) specification (see Table 29-5).
	Updated the Typical values for parameters DC30a-DC34a in the Idle Current (IIDLE) specification (see Table 29-6).
	Updated the Typical values for parameters DC40i and DC40n and removed parameter DC40m in the Power-down Current (IPD) specification (see Table 29-7).
	Removed parameter D320 (VCORE) from the Internal Voltage Regulator Specifications and updated the Comments (see Table 29-13).
	Updated the Minimum, Typical, and Maximum values for parameter F20b in the Internal FRC Accuracy specification (see Table 29-17).
	Removed parameter SY01 (TPWRT) and removed all Conditions from Resets Timing (see Table 29-20).
	Updated all parameters in the CTMU Specifications (see Table 29-39).
31.0 "Packaging Information"	Added the 28-lead SPDIP package diagram information (see 31.1 "Package Marking Information" and 31.2 "Package Details").
"Product Identification System"	Added the SPDIP (SP) package definition.

Revision C (November 2011)

All major changes are referenced by their respective section in Table A-2.

TABLE A-2:	MAJOR SECTION UPDATES
------------	------------------------------

Section	Update Description
"32-bit Microcontrollers (up to 128 KB Flash and 32 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog"	Revised the source/sink on I/O pins (see "Input/Output" on page 1). Added the SPDIP package to the PIC32MX220F032B device in the PIC32MX2XX USB Family Features (see Table 2).
4.0 "Memory Organization"	Removed ANSB6 from the ANSELB register and added the ODCB6, ODCB10, and ODCB11 bits in the PORTB Register Map (see Table 4-20).
29.0 "Electrical Characteristics"	Updated the minimum value for parameter OS50 in the PLL Clock Timing Specifications (see Table 29-16).