



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx120f032dt-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 5: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES

28-PIN QFN (TOP VIEW)^(1,2,3.4)

PIC32MX110F016B PIC32MX120F032B PIC32MX130F064B PIC32MX130F256B PIC32MX150F128B PIC32MX170F256B

28

1

Pin #	Full Pin Name	Pin #	Full Pin Name
1	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1	16	Vss
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2	17	VCAP
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3	18	PGED2/RPB10/CTED11/PMD2/RB10
5	Vss	19	PGEC2/TMS/RPB11/PMD1/RB11
6	OSC1/CLKI/RPA2/RA2	20	AN12/PMD0/RB12
7	OSC2/CLKO/RPA3/PMA0/RA3	21	AN11/RPB13/CTPLS/PMRD/RB13
8	SOSCI/RPB4/RB4	22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
9	SOSCO/RPA4/T1CK/CTED9/PMA1/RA4	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
10	Vdd	24	AVss
11	PGED3/RPB5/PMD7/RB5	25	AVdd
12	PGEC3/RPB6/PMD6/RB6	26	MCLR
13	TDI/RPB7/CTED3/PMD5/INT0/RB7	27	VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8	28	VREF-/CVREF-/AN1/RPA1/CTED2/RA1
Note	1: The RPn pins can be used by remappable peripherals. See T	able 1 for th	e available peripherals and Section 11.3 "Peripheral Pin

1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: Shaded pins are 5V tolerant.

TABLE 6: PIN NAMES FOR 28-PIN USB DEVICES

28-PIN QFN (TOP VIEW)^(1,2,3,4)

PIC32MX210F016B PIC32MX220F032B PIC32MX230F064B PIC32MX230F256B PIC32MX250F128B PIC32MX250F128B

28

1

Pin #	Full Pin Name	Pin #	Full Pin Name
1	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	16	Vss
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	17	VCAP
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3	18	PGED2/RPB10/D+/CTED11/RB10
5	Vss	19	PGEC2/RPB11/D-/RB11
6	OSC1/CLKI/RPA2/RA2	20	VUSB3V3
7	OSC2/CLKO/RPA3/PMA0/RA3	21	AN11/RPB13/CTPLS/PMRD/RB13
8	SOSCI/RPB4/RB4	22	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14
9	SOSCO/RPA4/T1CK/CTED9/PMA1/RA4	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
10	VDD	24	AVss
11	TMS/RPB5/USBID/RB5	25	AVDD
12	VBUS	26	MCLR
13	TDI/RPB7/CTED3/PMD5/INT0/RB7	27	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8	28	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1
Note	1: The RPn pins can be used by remappable peripherals. See]	Table 1 for th	e available peripherals and Section 11.3 "Peripheral Pin

1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: Shaded pins are 5V tolerant.

TABLE 12: PIN NAMES FOR 44-PIN USB DEVICES

44-PIN TQFP (TOP VIEW)^(1,2,3,5)

PIC32MX210F016D PIC32MX220F032D PIC32MX230F064D PIC32MX230F256D PIC32MX250F128D PIC32MX270F256D

44

1

Pin #	Full Pin Name	Pin #	Full Pin Name
1	RPB9/SDA1/CTED4/PMD3/RB9	23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
2	RPC6/PMA1/RC6	24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
3	RPC7/PMA0/RC7	25	AN6/RPC0/RC0
4	RPC8/PMA5/RC8	26	AN7/RPC1/RC1
5	RPC9/CTED7/PMA6/RC9	27	AN8/RPC2/PMA2/RC2
6	Vss	28	VDD
7	VCAP	29	Vss
8	PGED2/RPB10/D+/CTED11/RB10	30	OSC1/CLKI/RPA2/RA2
9	PGEC2/RPB11/D-/RB11	31	OSC2/CLKO/RPA3/RA3
10	VUSB3V3	32	TDO/RPA8/PMA8/RA8
11	AN11/RPB13/CTPLS/PMRD/RB13	33	SOSCI/RPB4/RB4
12	PGED4 ⁽⁴⁾ /TMS/PMA10/RA10	34	SOSCO/RPA4/T1CK/CTED9/RA4
13	PGEC4 ⁽⁴⁾ /TCK/CTED8/PMA7/RA7	35	TDI/RPA9/PMA9/RA9
14	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14	36	AN12/RPC3/RC3
15	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15	37	RPC4/PMA4/RC4
16	AVss	38	RPC5/PMA3/RC5
17	AVDD	39	Vss
18	MCLR	40	VDD
19	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	41	RPB5/USBID/RB5
20	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	42	VBUS
21	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	43	RPB7/CTED3/PMD5/INT0/RB7
22	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	44	RPB8/SCL1/CTED10/PMD4/RB8

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: This pin function is not available on PIC32MX210F016D and PIC32MX220F032D devices.

5: Shaded pins are 5V tolerant.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

		Pin Nu	mber ⁽¹⁾				
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description
OC1	PPS	PPS	PPS	PPS	0	_	Output Compare Output 1
OC2	PPS	PPS	PPS	PPS	0	—	Output Compare Output 2
OC3	PPS	PPS	PPS	PPS	0	—	Output Compare Output 3
OC4	PPS	PPS	PPS	PPS	0	—	Output Compare Output 4
OC5	PPS	PPS	PPS	PPS	0	—	Output Compare Output 5
OCFA	PPS	PPS	PPS	PPS	I	ST	Output Compare Fault A Input
OCFB	PPS	PPS	PPS	PPS	I	ST	Output Compare Fault B Input
INT0	13	16	17	43	I	ST	External Interrupt 0
INT1	PPS	PPS	PPS	PPS	I	ST	External Interrupt 1
INT2	PPS	PPS	PPS	PPS	I	ST	External Interrupt 2
INT3	PPS	PPS	PPS	PPS	I	ST	External Interrupt 3
INT4	PPS	PPS	PPS	PPS	I	ST	External Interrupt 4
RA0	27	2	33	19	I/O	ST	PORTA is a bidirectional I/O port
RA1	28	3	34	20	I/O	ST	1
RA2	6	9	7	30	I/O	ST	1
RA3	7	10	8	31	I/O	ST	1
RA4	9	12	10	34	I/O	ST	1
RA7	_	_	_	13	I/O	ST	1
RA8	_	_	_	32	I/O	ST	
RA9	_	_	_	35	I/O	ST	1
RA10	_	_	_	12	I/O	ST	
RB0	1	4	35	21	I/O	ST	PORTB is a bidirectional I/O port
RB1	2	5	36	22	I/O	ST	7
RB2	3	6	1	23	I/O	ST	7
RB3	4	7	2	24	I/O	ST	
RB4	8	11	9	33	I/O	ST	
RB5	11	14	15	41	I/O	ST	
RB6	12 ⁽²⁾	15 (2)	16 (2)	42 ⁽²⁾	I/O	ST	
RB7	13	16	17	43	I/O	ST	
RB8	14	17	18	44	I/O	ST	
RB9	15	18	19	1	I/O	ST	
RB10	18	21	24	8	I/O	ST	
RB11	19	22	25	9	I/O	ST	
RB12	20 ⁽²⁾	23 ⁽²⁾	26 ⁽²⁾	10 ⁽²⁾	I/O	ST	1
RB13	21	24	27	11	I/O	ST	1
RB14	22	25	28	14	I/O	ST	1
RB15	23	26	29	15	I/O	ST	
Legend:	CMOS = CN	MOS compa	atible input	or output		Analog =	Analog input P = Power
	SI = Schmi	tt Irigger in	put with CN	VIOS levels		O = Outp	orinhoral Din Solart
Note 1.			lod for rofo	ronco only	See the	"Pin Diag	$m_{\text{rem}} = N/A$

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

		Pin Nu	mber ⁽¹⁾								
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description				
PMA0	7	10	8	3	I/O	TTL/ST	Parallel Master Port Address bit 0 input (Buffered Slave modes) and output (Master modes)				
PMA1	9	12	10	2	I/O	TTL/ST	Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes)				
PMA2		_	_	27	0	_	Parallel Master Port address				
PMA3				38	0	—	(Demultiplexed Master modes)				
PMA4				37	0	—					
PMA5		_	_	4	0	_					
PMA6		_	_	5	0	_					
PMA7				13	0	—					
PMA8		_	_	32	0	_					
PMA9		_	_	35	0	_					
PMA10		_	_	12	0	_					
PMCS1	23	26	29	15	0	_	Parallel Master Port Chip Select 1 strobe				
	20 ⁽²⁾	23 ⁽²⁾	26 ⁽²⁾	10 ⁽²⁾	1/0	TTI /CT	Parallel Master Port data (Demultiplexed				
	1 ⁽³⁾	4 ⁽³⁾	35 ⁽³⁾	21 ⁽³⁾	1/0	111/31	Master mode) or address/data				
	19 (2)	22 ⁽²⁾	25 ⁽²⁾	9(2)	1/0	TTI /ST	(Multiplexed Master modes)				
	2 ⁽³⁾	5 ⁽³⁾	36 ⁽³⁾	22 ⁽³⁾	1/0	111/31					
	18 ⁽²⁾	21 ⁽²⁾	24 ⁽²⁾	8 ⁽²⁾	1/0	TTI /ST					
	ვ(3)	6 ⁽³⁾	1 ⁽³⁾	23 ⁽³⁾	1/0	116/01					
PMD3	15	18	19	1	I/O	TTL/ST					
PMD4	14	17	18	44	I/O	TTL/ST					
PMD5	13	16	17	43	I/O	TTL/ST					
PMD6	12 ⁽²⁾	15 ⁽²⁾	16 ⁽²⁾	42 ⁽²⁾	1/0	TTI /CT	1				
	28 ⁽³⁾	3(3)	34 (3)	20 ⁽³⁾	1/0	111/31					
PMD7	11(2)	14 ⁽²⁾	15 (2)	41 ⁽²⁾	1/0	TTI /ST					
	27 ⁽³⁾	2 ⁽³⁾	33 (3)	19 ⁽³⁾	1/0	112/01					
PMRD	21	24	27	11	0	—	Parallel Master Port read strobe				
	22 ⁽²⁾	25 ⁽²⁾	28 ⁽²⁾	14 ⁽²⁾	0		Parallel Master Port write strope				
	4 ⁽³⁾	7 ⁽³⁾	2 ⁽³⁾	24 ⁽³⁾	Ŭ		T arallel master Fort while strobe				
VBUS	12 ⁽³⁾	15 ⁽³⁾	16 (3)	42 ⁽³⁾	Ι	Analog	USB bus power monitor				
VUSB3V3	20 ⁽³⁾	23 ⁽³⁾	26 ⁽³⁾	10 ⁽³⁾	Р	_	USB internal transceiver supply. This pin must be connected to VDD.				
VBUSON	22 ⁽³⁾	25 ⁽³⁾	28 ⁽³⁾	14 ⁽³⁾	0		USB Host and OTG bus power control output				
D+	18 ⁽³⁾	21 ⁽³⁾	24 ⁽³⁾	8 ⁽³⁾	I/O	Analog	USB D+				
D-	19 ⁽³⁾	22 ⁽³⁾	25 ⁽³⁾	9(3)	I/O	Analog	USB D-				
Legend:	CMOS = C	MOS compa	atible input	or output		Analog =	Analog input P = Power				
	SI = Schmitt Trigger input with CMOS levels O = Output I = Input										
	TTL = TTL input buffer					PPS = P	eripheral Pin Select — = N/A				

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	—	—	—	—	—	—		
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
23:16	—	—	—	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS		
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15:8	—	—	—	—	-	—	_	—		
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1		
7:0	_	BMX WSDRM	_	_	_	E	3MXARB<2:0	>		

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-21 Unimplemented: Read as '0'

	Ommplemented. Read as 0
bit 20	BMXERRIXI: Enable Bus Error from IXI bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus 0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus
bit 19	BMXERRICD: Enable Bus Error from ICD Debug Unit bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from ICD 0 = Disable bus error exceptions for unmapped address accesses initiated from ICD
bit 18	BMXERRDMA: Bus Error from DMA bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from DMA 0 = Disable bus error exceptions for unmapped address accesses initiated from DMA
bit 17	BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
	 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access
bit 16	BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode)
	 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access
bit 15-7	Unimplemented: Read as '0'
bit 6	BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
	 1 = Data RAM accesses from CPU have one wait state for address setup 0 = Data RAM accesses from CPU have zero wait states for address setup
bit 5-3	Unimplemented: Read as '0'
bit 2-0	BMXARB<2:0>: Bus Matrix Arbitration Mode bits
	111 = Reserved (using these Configuration modes will produce undefined behavior)
	•
	•
	011 = Reserved (using these Configuration modes will produce undefined behavior)010 = Arbitration Mode 2
	001 = Arbitration Mode 1 (default) 000 = Arbitration Mode 0

TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP

Sec by 22 Sec by 22 Sec by 23 Sec by 24/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 0000 0CH0C0N 31:16 - <td< th=""><th>ess</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>its</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	ess										В	its								
386 DCHOCON 3116 - 3000 D	Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000 CHRUCY - 310015.0 <td>2060</td> <td></td> <td>31:16</td> <td>—</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>0000</td>	2060		31:16	—	_	—	_	_	—	_	_	—	—	—	_	_	_	_	_	0000
3070 CHOECN 31.16 - - - - - CHAIRS 7.0* -	3000	DCHUCON	15:0	CHBUSY	_	-			_	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
BOTO CONCECT 15.0 CHIRCOTOR CHORCOT PATEN SIRGEN ARGEN -<	3070		31:16	—	_	—	—	—	—	—	—		-	-	CHAIR	Q<7:0>				00FF
3080 DCH0IM 31:16 - - - - CHSDIE CHBDIE CHDDIE CHBDIE	3070	Denieleon	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
0000 000000000000000000000000000000000000	3080	DCHOINT	31:16	—	—		—	_		—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
309 DCH0SA 31:16 15:0 CHSA<31:0> 0 30040 DCH0DSA 31:16 15:0 CHDSA<31:0> 0 3080 DCH0SSI2 31:16 15:0 -	0000	Donoin	15:0	—	—	—	—	—		—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
000 0000001 15.0 0000001 0000001 0000001 00000000 000000000 000000000 0000000000 00000000000 000000000000000000 000000000000000000000000000000000000	3090		31:16								CHSSA	\<31·0>								0000
30A0 DCH0SN 31:16 - <	0000	Donooon	15:0								01100/	1.05								0000
3080 DCH0581Z 31:16	3040		31:16								CHDS4	\<31·0>								0000
3080 DCH0SIZ 31:16 -	00/10	BOINDBOIL	15:0													-			-	0000
CHORE 15.0 CHORE 15.0 3000 DCHORSTR 31.16 - - - - - - - - - 0 3000 DCHORSTR 31.16 -	30B0	DCH0SSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
30C0 DCH0DSIZ 31:16 -	0000	DONOCOL	15:0								CHSSIZ	Z<15:0>				-			-	0000
CHOSIZ-15:0> 3000 DCHOSPTR 15:0	3000	DCHODSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
3000 DCHOSPTR 31:16 -	0000	DONODOIL	15:0								CHDSI	Z<15:0>				-			-	0000
3000 DCH0DPTR 15.0 CHSPTR 0	3000	DCHOSPTR	31:16	—	—	—	—	—		—	—	—	—		—	—	—	—	—	0000
30E0 CH0DPTR 31:16 -	0000	Bonoor III	15:0								CHSPT	R<15:0>				-			-	0000
0000 000000000000000000000000000000000000	30E0		31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
30F0 DCH0CSIZ 31:16 - 0 0 0 0 0 0 10 0 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <th10< th=""> <th10< th=""> 10</th10<></th10<>	0020	BOHODI III	15:0	CHDPTR<15:0> 0										0000						
15:0 CHCSIZ<15:0> 0 3100 DCH0CPTR 31:16 - - - - - - - - - - - 0 3110 DCH0CPTR 31:16 - 0 0 3110 DCH0DAT 31:16 - - - - - - - - - - 0 3120 DCH1CON 31:16 - - - - - - - - - - 0 3130 DCH1ECN 31:16 - - - - - - - - - - 0 </td <td>30E0</td> <td>DCH0CSIZ</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>0000</td>	30E0	DCH0CSIZ	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3100 DCH0CPTR 31:16 -	001 0	DOLIGOOIS	15:0								CHCSI	Z<15:0>				-	-		-	0000
15:0 CHCPTR<15:0> 0 3110 DCH0DAT 31:16 - - - - - - - - - - - 0 3110 DCH0DAT 31:16 - 0 0 3120 DCH1CON 31:16 -	3100	DCH0CPTR	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3110 DCH0DAT ^{31:16}	0100	Borioor III	15:0								CHCPT	R<15:0>				-			-	0000
Original 15:0 - - - - - - - - CHPDAT<7:0> 0 3120 DCH1CON 31:16 -	3110	DCH0DAT	31:16	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	0000
3120 DCH1CON 31:16 0 3120 DCH1CON 15:0 CHBUSY 0 3130 DCH1ECON 31:16 CHCHNS CHAED CHAED CHAEN CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 CFORCE CABORT PATEN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN <t< td=""><td>00</td><td>50110571</td><td>15:0</td><td>_</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td></td><td></td><td></td><td>CHPDA</td><td>AT<7:0></td><td></td><td></td><td></td><td>0000</td></t<>	00	50110571	15:0	_	—	—	—	_	—	—	—				CHPDA	AT<7:0>				0000
15:0 CHBUSY - - - - - - CHCHNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 - - - - - - - 0 3130 DCH1ECON 31:16 - - - - - CHORNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3140 DCH1INT 31:16 - CH3DIE CHDDIE CHDDIE CHDLIE CH2CIE CHERIE 0 3150 DCH1SSA 31:16	3120	DCH1CON	31:16	—	—	—	—	-	—	—	-	—	—	—	—	—	—	—	—	0000
3130 DCH1ECON 31:16 - - - - - - - - - - - - - 0 3130 DCH1ECON 15:0 -	0.20	20110011	15:0	CHBUSY	—	—	—	_	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN — #	3130	DCH1ECON	31:16	—	—	—	—	—	—	—	—		I	I	CHAIR	Q<7:0>				00FF
3140 DCH1INT ^{31:16}			15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		—		FF00
15:0 - - - - - - CHERIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0 3150 DCH1SSA 31:16 CHSSA<31:0> 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3140	DCH1INT	31:16	—	—	—	—	-	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3150 DCH1SSA 31:16 15:0 CHSSA<31:0> 0 3160 DCH1DSA 31:16 17:0 CHDSA<31:0> 0	00	50	15:0	_	—	—	—	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
Other 15:0 Other 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3150	DCH1SSA	31:16								CHSSA	A<31.0>								0000
3160 DCH1DSA 31:16 CHDSA<31:0>	5100	201100/(15:0								01100/									0000
	3160	DCH1DSA	31:16								CHDS4	A<31.0>								0000
0	5100	201120/(15:0								01100/									0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPDEN			D	EVADDR<6:0)>		

REGISTER 10-12: U1ADDR: USB ADDRESS REGISTER

Legend:

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low-Speed Enable Indicator bit

1 = Next token command to be executed at Low-Speed

0 = Next token command to be executed at Full-Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	—	—	—	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	_	—	—	—	—	—	_	—
15:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—		—
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				FRML	<7:0>			

REGISTER 10-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

11.1 Parallel I/O (PIO) Ports

All port pins have 10 registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

11.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP.

11.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MX1XX/2XX 28/36/44-pin Family devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note: Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

An additional control register (CNCONx) is shown in Register 11-3.

11.2 CLR, SET and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR, or INV register, the base register must be read.

IABL		PEI			1 SELEC		PUIRE	GISTER		CONTR									
SS										В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB4C	RPB8R	31:16	—	—	—	-	—	—	—	—	—	—	_	—	_	—	—	—	0000
		15:0		_									_			RPB8	<3:0>		0000
FB50	RPB9R	31:16		_	_	_	_	_			_	_			_			—	0000
		15:0	_	_	—	_	_	_	_	_	_	_	_	_		RPB9	<3:0>		0000
FB54	RPB10R	31:16	—	—	-	-	—	—	_	—	—	—	_	—	—	—	—	—	0000
	-	15:0	_	_	—		_	—	_	_	_	_	_	_		RPB10)<3:0>		0000
FB58	RPB11R	31:16	_	_	—		_	—	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_		—	—	_				_	_		RPB1 ⁻	1<3:0>		0000
FB60	RPB13R	31:16		—	—	—	—	—	—	—	—	—	—	—	—				0000
		15:0		—	—	—	—	—	—	—	—	—	—	—		RPB1	3<3:0>		0000
FB64	RPB14R	31:16		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0		—	—	—	—	—	—	—	—	—	—	—	RPB14<3:0>			0000	
FB68	RPB15R	31:16	—	—	—	—	-		—	—				—	—		—	—	0000
	1. 5101	15:0	—	—	—	—	-		—	—				—		RPB1	5<3:0>		0000
FB6C	RPCOR(3)	31:16	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	0000
. 200		15:0	—	—	—	-	—	—	—	—	—	—	—	—		RPC0	<3:0>		0000
EB70	RPC1R(3)	31:16	_	—	—	—	—	_	_	_	—	—	_	—	_	—	_	—	0000
1 870	NI OIIX	15:0	_	—	—	—	—	_	_	_	—	_	_	—		RPC1	<3:0>		0000
FB74		31:16	_	—	—	—	—	_	_	_	_	_	_	—	_	—	_	—	0000
1014		15:0	_	—	—	—	—	_	_	_	_	_	_	—		RPC2	<3:0>		0000
EB78		31:16		—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	0000
1 870		15:0		—	—	—	—	—	—	—	—	—	—	—		RPC3	<3:0>		0000
FB7C		31:16		—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	0000
1 B/C		15:0	_	—	—	—	—	—	—	—	—	—	—	—		RPC4	<3:0>		0000
EDOO		31:16	-	—	—	—	—	—	—	—	—	—	—	—	-	—	-	-	0000
1 000	NF GOINT	15:0	_	—	—	—	—	—	—	—	—	—	—	—		RPC5	<3:0>		0000
ED94		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
гро4	NFOUR	15:0	—	—	—	—	—	—	—	—	—	—	—	—		RPC6	<3:0>		0000
EDSo		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
F 000	KFU/KU	15:0	_	_	_	_	_	_		_	_	_	_	_		RPC7	<3:0>		0000

OT AUTOUT DEALATED MAD

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register is only available on 44-pin devices. Note 1:

2: 3:

This register is only available on PIC32MX1XX devices. This register is only available on 36-pin and 44-pin devices.

NOTES:

REGISTER 18-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full

0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	ON ⁽¹⁾	COE	CPOL ⁽²⁾	—	—	—	—	COUT
7:0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
	EVPOL	_<1:0>	_	CREF	_	_	CCH	<1:0>

REGISTER 23-1: CMXCON: COMPARATOR CONTROL REGISTER

Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Comparator ON bit⁽¹⁾
 - 1 = Module is enabled. Setting this bit does not affect the other bits in this register
 - 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 **COE:** Comparator Output Enable bit
 - 1 = Comparator output is driven on the output CxOUT pin
 - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit⁽²⁾
 - 1 = Output is inverted
 - 0 = Output is not inverted
- bit 12-9 Unimplemented: Read as '0'
- bit 8 **COUT:** Comparator Output bit
 - 1 = Output of the Comparator is a '1'
 - 0 = Output of the Comparator is a '0'
- bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits
 - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
 - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
 - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
 - 00 = Comparator interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Positive Input Configure bit
 - 1 = Comparator non-inverting input is connected to the internal CVREF
 - 0 = Comparator non-inverting input is connected to the CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
 - 11 = Comparator inverting input is connected to the IVREF
 - 10 = Comparator inverting input is connected to the CxIND pin
 - 01 = Comparator inverting input is connected to the CxINC pin
 - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

TABLE 30-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTICS	5	Standard Op (unless other Operating terr	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Parameter No.	Typical ⁽³⁾	Max.	Units	Conditions						
Operating (Operating Current (IDD) (Notes 1, 2, 5)									
DC20	2	3	mA	4 M⊦	lz (Note 4)					
DC21	7	10.5	mA	1	0 MHz					
DC22	10	15	mA	20 Mł	Hz (Note 4)					
DC23	15	23	mA	30 MI	Hz (Note 4)					
DC24	20	30	mA	40 MHz						
DC25	100	150	μA	+25°C, 3.3V LPRC (31 kHz) (Note 4)						

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU, Program Flash, and SRAM data memory are operational, SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
 - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - · All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

TABLE 30-34: ADC MODULE SPECIFICATIONS

	AC CHAF	ACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$										
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions						
ADC Ac	ADC Accuracy – Measurements with Internal VREF+/VREF-												
AD20d	Nr	Resolution		10 data bits	6	bits	(Note 3)						
AD21d	INL	Integral Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)						
AD22d	DNL	Differential Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2,3)						
AD23d	Gerr	Gain Error	> -4	_	< 4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)						
AD24d	Eoff	Offset Error	> -2	_	< 2	Lsb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)						
AD25d	—	Monotonicity	—	—	-	—	Guaranteed						
Dynami	Dynamic Performance												
AD32b	SINAD	Signal to Noise and Distortion	55	58.5		dB	(Notes 3,4)						
AD34b	ENOB	Effective Number of bits	9.0	9.5	_	bits	(Notes 3,4)						

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: The ADC module is functional at VBORMIN < VDD < 2.5V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 30-41: CTMU CURRENT SOURCE SPECIFICATIONS

	DC CHAF	RACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3):2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ. M		Max.	Units	Conditions		
CTMU CUR	RENT SOUR	CE							
CTMUI1	IOUT1	Base Range ⁽¹⁾		0.55		μA	CTMUCON<9:8> = 01		
CTMUI2	IOUT2	10x Range ⁽¹⁾	_	5.5	_	μA	CTMUCON<9:8> = 10		
CTMUI3	IOUT3	100x Range ⁽¹⁾	_	55		μA	CTMUCON<9:8> = 11		
CTMUI4	IOUT4	1000x Range ⁽¹⁾	_	550	_	μA	CTMUCON<9:8> = 00		
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)		0.598	—	V	TA = +25°C, CTMUCON<9:8> = 01		
				0.658	—	V	TA = +25°C, CTMUCON<9:8> = 10		
			_	0.721	_	V	TA = +25°C, CTMUCON<9:8> = 11		
CTMUFV2	VFVR	Temperature Diode Rate of	—	-1.92		mV/ºC	CTMUCON<9:8> = 01		
		Change ^(1,2)	—	-1.74	_	mV/ºC	CTMUCON<9:8> = 10		
			_	-1.56		mV/ºC	CTMUCON<9:8> = 11		

Note 1: Nominal value at center point of current trim range (CTMUCON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC module configured for conversion speed of 500 ksps
- All PMD bits are cleared (PMDx = 0)
- Executing a while(1) statement
- Device operating from the FRC with no PLL
- **3:** The CTMU module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 31-3: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical ⁽²⁾	Max.	Units Conditions						
Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)									
MDC34a	8	13	mA 50 MHz						

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHAF	RACTERIST	ICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param. No.	Typical ⁽²⁾	Max.	Units	Conditions						
Power-Down Current (IPD) (Note 1)										
MDC40k	10	25	μA	-40°C	Page Rewar Dewn Current					
MDC40n	250	500	μA	+85°C	Base Power-Down Current					
Module D	oifferential (Current								
MDC41e	10	55	μA	3.6V	Watchdog Timer Current: AIWDT (Note 3)					
MDC42e	23	55	μA	3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)					
MDC43d	1100	1300	μA	3.6V ADC: △IADC (Notes 3,4)						

TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: The test conditions for IPD current measurements are as follows:

• Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

- · OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.

32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 32-1: I/O OUTPUT VOLTAGE HIGH (VOH)





28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units					
Dimension	n Limits	MIN	NOM	MAX		
Number of Pins	Ν		28			
Pitch	е		0.65 BSC			
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Width	E		6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20		
Overall Length	D		6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.20		
Contact Width	b	0.23	0.30	0.35		
Contact Length	L	0.50	0.55	0.70		
Contact-to-Exposed Pad	K	0.20	_	_		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B