



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx130f064bt-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

44

1

#### TABLE 14: PIN NAMES FOR 44-PIN USB DEVICES

## 44-PIN VTLA (TOP VIEW)<sup>(1,2,3,5)</sup>

PIC32MX210F016D PIC32MX220F032D PIC32MX230F064D PIC32MX230F256D PIC32MX250F128D PIC32MX270F256D

Pin #	Full Pin Name	Pin #	Full Pin Name
1	RPB9/SDA1/CTED4/PMD3/RB9	23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
2	RPC6/PMA1/RC6	24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
3	RPC7/PMA0/RC7	25	AN6/RPC0/RC0
4	RPC8/PMA5/RC8	26	AN7/RPC1/RC1
5	RPC9/CTED7/PMA6/RC9	27	AN8/RPC2/PMA2/RC2
6	Vss	28	VDD
7	VCAP	29	Vss
8	PGED2/RPB10/D+/CTED11/RB10	30	OSC1/CLKI/RPA2/RA2
9	PGEC2/RPB11/D-/RB11	31	OSC2/CLKO/RPA3/RA3
10	VUSB3V3	32	TDO/RPA8/PMA8/RA8
11	AN11/RPB13/CTPLS/PMRD/RB13	33	SOSCI/RPB4/RB4
12	PGED4 <sup>(4)</sup> /TMS/PMA10/RA10	34	SOSCO/RPA4/T1CK/CTED9/RA4
13	PGEC4 <sup>(4)</sup> /TCK/CTED8/PMA7/RA7	35	TDI/RPA9/PMA9/RA9
14	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14	36	AN12/RPC3/RC3
15	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15	37	RPC4/PMA4/RC4
16	AVss	38	RPC5/PMA3/RC5
17	AVdd	39	Vss
18	MCLR	40	Vdd
19	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	41	RPB5/USBID/RB5
20	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	42	VBUS
21	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	43	RPB7/CTED3/PMD5/INT0/RB7
22	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	44	RPB8/SCL1/CTED10/PMD4/RB8

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: This pin function is not available on PIC32MX210F016D and PIC32MX220F032D devices.

5: Shaded pins are 5V tolerant.

		Pin Nu	mber <sup>(1)</sup>				
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description
USBID	11 <sup>(3)</sup>	14(3)	15 <sup>(3)</sup>	41 <sup>(3)</sup>	I	ST	USB OTG ID detect
CTED1	27	2	33	19	I	ST	CTMU External Edge Input
CTED2	28	3	34	20	I	ST	
CTED3	13	16	17	43	I	ST	
CTED4	15	18	19	1	I	ST	
CTED5	22	25	28	14	I	ST	
CTED6	23	26	29	15	I	ST	
CTED7			20	5	I	ST	
CTED8				13	I	ST	7
CTED9	9	12	10	34	I	ST	
CTED10	14	17	18	44	I	ST	
CTED11	18	21	24	8	I	ST	7
CTED12	2	5	36	22	I	ST	
CTED13	3	6	1	23	I	ST	7
CTPLS	21	24	27	11	0	—	CTMU Pulse Output
PGED1	1	4	35	21	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1
PGEC1	2	5	36	22	I	ST	Clock input pin for Programming/Debugging Communication Channel 1
PGED2	18	21	24	8	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 2
PGEC2	19	22	25	9	I	ST	Clock input pin for Programming/Debugging Communication Channel 2
PGED3	11 <sup>(2)</sup> 27 <sup>(3)</sup>	14 <sup>(2)</sup> 2 <sup>(3)</sup>	15 <sup>(2)</sup> 33 <sup>(3)</sup>	41 <sup>(2)</sup> 19 <sup>(3)</sup>	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 3
PGEC3	12 <sup>(2)</sup> 28 <sup>(3)</sup>	15 <sup>(2)</sup> 3 <sup>(3)</sup>	16 <sup>(2)</sup> 34 <sup>(3)</sup>	42 <sup>(2)</sup> 20 <sup>(3)</sup>	- 1	ST	Clock input pin for Programming/ Debugging Communication Channel 3
PGED4	—	—	3	12	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 4
PGEC4	—	—	4	13	I	ST	Clock input pin for Programming/ Debugging Communication Channel 4
Legend:	CMOS = CM	MOS compa	atible input	or output	•	Analog =	Analog input P = Power
:	ST = Schmi	tt Trigger in	put with CN	<b>NOS</b> levels		O = Outp	but I=Input

# TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer PPS = Peripheral Pin Select

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

**2:** Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

— = N/A

# 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUs

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

# 2.1 Basic Connection Requirements

Getting started with the PIC32MX1XX/2XX 28/36/44pin Family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see **2.5** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pins may be required:

• VREF+/VREF- pins – used when external voltage reference for the ADC module is implemented

Note: The AVDD and AVss pins must be connected, regardless of ADC use and the ADC voltage reference source.

# 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1  $\mu$ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu F$  to 0.001  $\mu F$ . Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu F$  in parallel with 0.001  $\mu F$ .
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	—	—		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	_	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDK	PBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDK	PBA<7:0>			

## REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

# Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDKPBA<15:10>:** DRM Kernel Program Base Address bits When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits This value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

	-							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-y	R/W-y	R/W-y	R/W-0	R/W-0	R/W-1
31:24	_	—	P	LLODIV<2:0	>	F	RCDIV<2:0>	
00.40	U-0	R-0	R-1	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y
23:10	—	SOSCRDY	PBDIVRDY	PBDI\	/<1:0>	P	LLMULT<2:0>	>
45.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
15:8	—		COSC<2:0>		—		NOSC<2:0>	
7.0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-y	R/W-0
7:0	CLKLOCK	ULOCK <sup>(1)</sup>	SLOCK	SLPEN	CF	UFRCEN <sup>(1)</sup>	SOSCEN	OSWEN

### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Legend:         y = Value set from Configuration bits on POR								
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

#### bit 31-30 **Unimplemented:** Read as '0'

#### bit 29-27 **PLLODIV<2:0>:** Output Divider for PLL

- 111 = PLL output divided by 256
- 110 = PLL output divided by 64
- 101 = PLL output divided by 32
- 100 = PLL output divided by 16
- 011 = PLL output divided by 8
- 010 = PLL output divided by 4
- 001 = PLL output divided by 2
- 000 = PLL output divided by 1

#### bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

- 111 = FRC divided by 256
- 110 = FRC divided by 64
- 101 = FRC divided by 32
- 100 = FRC divided by 16
- 011 = FRC divided by 8
- 010 = FRC divided by 4
- 001 = FRC divided by 2 (default setting)
- 000 = FRC divided by 1
- bit 23 Unimplemented: Read as '0'
- bit 22 SOSCRDY: Secondary Oscillator (Sosc) Ready Indicator bit
  - 1 = The Secondary Oscillator is running and is stable
  - 0 = The Secondary Oscillator is still warming up or is turned off
- bit 21 **PBDIVRDY:** Peripheral Bus Clock (PBCLK) Divisor Ready bit
  - 1 = PBDIV<1:0> bits can be written
  - 0 = PBDIV<1:0> bits cannot be written
- bit 20-19 **PBDIV<1:0>:** Peripheral Bus Clock (PBCLK) Divisor bits
  - 11 = PBCLK is SYSCLK divided by 8 (default)
  - 10 = PBCLK is SYSCLK divided by 4
  - 01 = PBCLK is SYSCLK divided by 2
  - 00 = PBCLK is SYSCLK divided by 1

Note 1: This bit is only available on PIC32MX2XX devices.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

## TABLE 10-1: USB REGISTER MAP (CONTINUED)

ess											Bit	s							
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5390	LI1EP9	31:16	—	—	—	—	—	—	-		_	_	—	—	—	-	—	—	0000
0000	UTER 9	15:0		—	—	—		—	_	—	_		—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5340		31:16	_	—	—	—	—	—	_	—	_	_	—		_	_	—		0000
5570	UTEL TO	15:0	-	—	_	—	_	_	-	_	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0		31:16		_	_	_	_	_		_			_	—			_	—	0000
5560	UILFII	15:0		—	_	_	_	_		_	-	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5300		31:16		_	_	_	_	_		_			_	—			_	—	0000
5500	UILF 12	15:0		—	_	_	_	_		_	-	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5200		31:16		—	_	_	_	_		_	-	-	_	—		-		—	0000
5500	UILF 13	15:0		—	_	_	_	_		_	-	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	_	_	—	0000
53E0	UTEP14	15:0	_	_		_			_		_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	_	_		_			_		_	_	_	_	_	_	_	—	0000
53FU	UTEP15	15:0	_						_			-		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

# 11.1 Parallel I/O (PIO) Ports

All port pins have 10 registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

## 11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

# 11.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

## 11.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP.

# 11.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MX1XX/2XX 28/36/44-pin Family devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

**Note:** Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

An additional control register (CNCONx) is shown in Register 11-3.

# 11.2 CLR, SET and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR, or INV register, the base register must be read.

## REGISTER 17-3: SPIxSTAT: SPI STATUS REGISTER

bit 3 SPITBE: SPI Transmit Buffer Empty Status bit 1 = Transmit buffer, SPIxTXB is empty 0 = Transmit buffer, SPIxTXB is not empty Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR. Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB. bit 2 Unimplemented: Read as '0' bit 1 SPITBF: SPI Transmit Buffer Full Status bit 1 = Transmit not yet started, SPITXB is full 0 = Transmit buffer is not full Standard Buffer Mode: Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR. Enhanced Buffer Mode: Set when CWPTR + 1 = SRPTR; cleared otherwise bit 0 SPIRBF: SPI Receive Buffer Full Status bit 1 = Receive buffer, SPIxRXB is full

0 = Receive buffer, SPIxRXB is not full

#### Standard Buffer Mode:

Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

#### Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

# 18.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note:	This data sheet summarizes the features
	of the PIC32MX1XX/2XX 28/36/44-pin
	Family of devices. It is not intended to be
	a comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 24. "Inter-
	Integrated Circuit (I <sup>2</sup> C)" (DS60001116),
	which is available from the Documentation
	> Reference Manual section of the Micro-
	chip PIC32 web site
	(www.microchip.com/pic32).

The  $I^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard. Figure 18-1 illustrates the  $I^2C$  module block diagram.

Each  $I^2C$  module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		YEAR1	0<3:0>			YEAR0	1<3:0>			
00.40	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	—	—	—	MONTH10		MONTH	01<3:0>			
45.0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	_	—	DAY1	)<1:0>	DAY01<3:0>					
7.0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x		
7:0	—	_	—	—	—	V	VDAY01<2:0	>		
	•									
Legend:										
R = Read	lable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'			
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is cl	eared	x = Bit is un	known		

# REGISTER 21-4: RTCDATE: RTC DATE VALUE REGISTER

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10s place digit; contains a value from 0 to 9

bit 27-24 **YEAR01<3:0>:** Binary-Coded Decimal Value of Years bits, 1s place digit; contains a value from 0 to 9 bit 23-21 **Unimplemented:** Read as '0'

bit 20 **MONTH10:** Binary-Coded Decimal Value of Months bits, 10s place digit; contains a value of 0 or 1

bit 19-16 **MONTH01<3:0>:** Binary-Coded Decimal Value of Months bits, 1s place digit; contains a value from 0 to 9 bit 15-14 **Unimplemented:** Read as '0'

bit 13-12 DAY10<1:0>: Binary-Coded Decimal Value of Days bits, 10s place digit; contains a value of 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1s place digit; contains a value from 0 to 9

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 WDAY01<2:0>: Binary-Coded Decimal Value of Weekdays bits; contains a value from 0 to 6

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

# TABLE 22-1: ADC REGISTER MAP (CONTINUED)

ess		ø								Bi	ts								s
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
9120	ADC1BUEB	31:16							ADC Res	ult Word B		B<31.0>)							0000
0120		15:0																	
0120		31:16										C-21:0>)							0000
9130	ADCIDUFC	15:0							ADC Res		(ADC IBUF	(<31.02)							0000
0140		31:16										D-21:0>)							0000
9140	ADCIDUFD	15:0							ADC Res		(ADC IBUF	D<31.02)							0000
0150		31:16																	
9150	ADCIDUIL	15:0							ADC Net			L~31.0~)							0000
0160		31:16										E<31.05)							0000
9100	ADGIBUFF	15:0							ADC Res			r>31.02)							0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for details.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	ON <sup>(1)</sup>	COE	CPOL <sup>(2)</sup>	—	—	—	—	COUT
7.0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL	_<1:0>	_	CREF	_	_	CCH	<1:0>

#### REGISTER 23-1: CMXCON: COMPARATOR CONTROL REGISTER

## Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Comparator ON bit<sup>(1)</sup>
  - 1 = Module is enabled. Setting this bit does not affect the other bits in this register
  - 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 **COE:** Comparator Output Enable bit
  - 1 = Comparator output is driven on the output CxOUT pin
  - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit<sup>(2)</sup>
  - 1 = Output is inverted
  - 0 = Output is not inverted
- bit 12-9 Unimplemented: Read as '0'
- bit 8 **COUT:** Comparator Output bit
  - 1 = Output of the Comparator is a '1'
  - 0 = Output of the Comparator is a '0'
- bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits
  - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
  - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
  - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
  - 00 = Comparator interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Positive Input Configure bit
  - 1 = Comparator non-inverting input is connected to the internal CVREF
  - 0 = Comparator non-inverting input is connected to the CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
  - 11 = Comparator inverting input is connected to the IVREF
  - 10 = Comparator inverting input is connected to the CxIND pin
  - 01 = Comparator inverting input is connected to the CxINC pin
  - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

## REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

#### bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
  - 11 = PBCLK is SYSCLK divided by 8
  - 10 = PBCLK is SYSCLK divided by 4
  - 01 = PBCLK is SYSCLK divided by 2
  - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
  - 1 = CLKO output disabled
  - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)

#### bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator is disabled
- 10 = HS Oscillator mode is selected
- 01 = XT Oscillator mode is selected
- 00 = External Clock mode is selected
- bit 7 IESO: Internal External Switchover bit
  - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
  - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 **Reserved:** Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
  - 1 = Enable Secondary Oscillator
  - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
  - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
  - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
  - 101 = Low-Power RC Oscillator (LPRC)
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
  - 010 = Primary Oscillator (XT, HS, EC)<sup>(1)</sup>
  - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
  - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

## **30.1 DC Characteristics**

## TABLE 30-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp. Range	Max. Frequency	
Characteristic	(in Volts) <sup>(1)</sup>	(in °C)	PIC32MX1XX/2XX 28/36/44-pin Family	
DC5	2.3-3.6V	-40°C to +85°C	40 MHz	
DC5b	2.3-3.6V	-40°C to +105°C	40 MHz	

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 30-11 for BOR values.

## TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
V-temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD	PINT + PI/O		W	
I/O Pin Power Dissipation: I/O = S (({VDD – VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	A	W

#### TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 28-pin SSOP	θJA	71		°C/W	1
Package Thermal Resistance, 28-pin SOIC	θJA	50	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θJA	42		°C/W	1
Package Thermal Resistance, 28-pin QFN	θJA	35		°C/W	1
Package Thermal Resistance, 36-pin VTLA	θJA	31	—	°C/W	1
Package Thermal Resistance, 44-pin QFN	θJA	32		°C/W	1
Package Thermal Resistance, 44-pin TQFP	θJA	45		°C/W	1
Package Thermal Resistance, 44-pin VTLA	θJA	30	—	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

# 30.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX 28/36/44-pin Family AC characteristics and timing parameters.

## FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

АС СНА	RACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$			: 2.3V to 3.6V TA $\leq$ +85°C for Industrial TA $\leq$ +105°C for V-temp	
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
DO56	Сю	All I/O pins and OSC2		_	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In I <sup>2</sup> C mode

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### FIGURE 30-2: EXTERNAL CLOCK TIMING



# PIC32MX1XX/2XX 28/36/44-PIN FAMILY





# 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

# **Revision E (October 2012)**

All singular pin diagram occurrences of CVREF were changed to: CVREFOUT. In addition, minor text and formatting changes were incorporated throughout the document.

All major changes are referenced by their respective section in Table A-4.

TABLE A-4:	<b>MAJOR SECTION UPDATI</b>	ΞS
------------	-----------------------------	----

Section	Update Description
"32-bit Microcontrollers (up to 128 KB Flash and 32 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog"	Updated the following feature sections: <ul> <li>"Operating Conditions"</li> <li>"Communication Interfaces"</li> </ul>
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Removed Section 2.8 "Configuration of Analog and Digital Pins During ICSP Operations".
3.0 "CPU"	Removed references to GPR shadow registers in <b>3.1 "Features"</b> and <b>3.2.1 "Execution Unit"</b> .
4.0 "Memory Organization"	Updated the BRG bit range in the SPI1 and SPI2 Register Map (see Table 4-8). Added the PWP<6> bit to the Device Configuration Word Summary (see Table 4-17).
5.0 "Flash Program Memory"	Added a note with Flash page size and row size information.
7.0 "Interrupt Controller"	Updated the TPC<2:0> bit definitions (see Register 7-1). Updated the IPTMR<31:0> bit definition (see Register 7-3).
8.0 "Oscillator Configuration"	Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3).
10.0 "USB On-The-Go (OTG)"	Updated the Notes in the USB Interface Diagram (see Figure 10-1).
18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the baud rate range in the list of primary features.
26.0 "Special Features"	Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1).
29.0 "Electrical Characteristics"	<ul> <li>Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1).</li> <li>Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4).</li> <li>Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5).</li> <li>Added Note 2 to Electrical Characteristics: BOR (see Table 29-10).</li> <li>Added Note 4 to Comparator Specifications (see Table 29-12).</li> <li>Added Note 5 to ADC Module Specifications (see Table 29-32).</li> <li>Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33).</li> <li>Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34).</li> <li>Added Note 3 to CTMU Current Source Specifications (see Table 29-39).</li> </ul>
30.0 "50 MHz Electrical Characteristics"	New chapter with electrical characteristics for 50 MHz devices.
31.0 "Packaging Information"	The 36-pin and 44-pin VTLA packages have been updated.

# Revision G (April 2015)

This revision includes the addition of the following devices:

- PIC32MX130F256B
   PIC32MX230F256B
- PIC32MX130F256D PIC32MX230F256D

The title of the document was updated to avoid confusion with the PIC32MX1XX/2XX/5XX 64/100-pin Family data sheet.

### TABLE A-6: MAJOR SECTION UPDATES

All peripheral SFR maps have been relocated from the Memory chapter to their respective peripheral chapters.

In addition, this revision includes the following major changes as described in Table A-6, as well as minor updates to text and formatting, which were incorporated throughout the document.

Section	Update Description
32-bit Microcontrollers (up to 256 KB Flash and 64 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog	Added new devices to the family features (see Table 1 and Table 2). Updated pin diagrams to include new devices (see Pin Diagrams).
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Updated these sections: 2.2 "Decoupling Capacitors", 2.3 "Capacitor on Internal Voltage Regulator (VCAP)", 2.4 "Master Clear (MCLR) Pin", 2.8.1 "Crystal Oscillator Design Consideration"
4.0 "Memory Organization"	Added Memory Map for new devices (see Figure 4-6).
14.0 "Watchdog Timer (WDT)"	New chapter created from content previously located in the Special Features chapter.
30.0 "Electrical Characteristics"	Removed parameter D312 (TSET) from the Comparator Specifications (see Table 30-12).
	Added the Comparator Voltage Reference Specifications (see Table 30-13).
	Updated Table 30-12.

## **Revision H (July 2015)**

This revision includes the following major changes as described in Table A-7, as well as minor updates to text and formatting, which were incorporated throughout the document.

#### TABLE A-7: MAJOR SECTION UPDATES

Section	Update Description
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Section 2.9 "Sosc Design Recommendation" was removed.
8.0 "Oscillator Configuration"	The Primary Oscillator (Posc) logic in the Oscillator diagram was updated (see Figure 8-1).
30.0 "Electrical Characteristics"	The Power-Down Current (IPD) DC Characteristics parameter DC40k was updated (see Table 30-7).
	Table 30-9: "DC Characteristics: I/O Pin Input Injection current           Specifications" was added.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

(64 KB RAM, 256 KB Flash)	42
Memory Organization	37
Microchip Internet Web Site	341
MPLAB ASM30 Assembler, Linker, Librarian	254
MPLAB Integrated Development Environment Software	253
MPLAB PM3 Device Programmer	255
MPLAB REAL ICE In-Circuit Emulator System	255
MPLINK Object Linker/MPLIB Object Librarian	254

# 0

Oscillator Configuration	73
Output Compare	161

# Ρ

-	
Packaging	
Details	313
Marking	
Parallel Master Port (PMP)	
PIC32 Family USB Interface Diagram	104
Pinout I/O Descriptions (table)	20
Power-on Reset (POR)	
and On-Chip Voltage Regulator	
Power-Saving Features	
CPU Halted Methods	233
Operation	
with CPU Running	233
-	

# R

Real-Time Clock and Calendar (RTCC)	199
Register Maps	5–??
Registers	
[pin name]R (Peripheral Pin Select Input)	141
AD1CHS (ADC Input Select)	217
AD1CON1 (ADC Control 1)	213
AD1CON2 (ADC Control 2)	215
AD1CON3 (ADC Control 3)	216
AD1CSSL (ADC Input Scan Select)	218
ALRMDATE (Alarm Date Value)	208
ALRMTIME (Alarm Time Value)	207
BMXBOOTSZ (Boot Flash (IFM) Size	51
BMXCON (Bus Matrix Configuration)	46
BMXDKPBA (Data RAM Kernel Program	
Base Address)	47
BMXDRMSZ (Data RAM Size Register)	50
BMXDUDBA (Data RAM User Data Base Address).	48
BMXDUPBA (Data RAM User Program	
Base Address)	49
BMXPFMSZ (Program Flash (PFM) Size)	51
BMXPUPBA (Program Flash (PFM) User Program	
Base Address)	50
CFGCON (Configuration Control)	248
CM1CON (Comparator 1 Control)	221
CMSTAT (Comparator Status Register)	222
CNCONx (Change Notice Control for PORTx)	142
CTMUCON (CTMU Control)	229
CVRCON (Comparator Voltage Reference Control).	225
DCHxCON (DMA Channel 'x' Control)	93
DCHxCPTR (DMA Channel 'x' Cell Pointer)	100
DCHxCSIZ (DMA Channel 'x' Cell-Size)	100
DCHxDAT (DMA Channel 'x' Pattern Data)	101
DCHxDPTR (Channel 'x' Destination Pointer)	99
DCHxDSA (DMA Channel 'x' Destination	
Start Address)	97
DCHxDSIZ (DMA Channel 'x' Destination Size)	98
DCHxECON (DMA Channel 'x' Event Control)	94
DCHxINT (DMA Channel 'x' Interrupt Control)	95

DCHxSPTR (DMA Channel 'x' Source Pointer)	9
DCHxSSA (DMA Channel 'x' Source Start Address) 97	7
DCHxSSIZ (DMA Channel 'x' Source Size) 98	В
DCRCCON (DMA CRC Control)	0
DCRCDATA (DMA CRC Data)	2
DCRCXOR (DMA CRCXOR Enable)	2
DEVCFG0 (Device Configuration Word 0) 24	1
DEVCFG1 (Device Configuration Word 1) 243	3
DEVCFG2 (Device Configuration Word 2)	5
DEVCFG3 (Device Configuration Word 3)	7
DEVID (Device and Revision ID)	9
DMAADDR (DMA Address)	9
DMACON (DMA Controller Control)	R
DMASTAT (DMA Status)	q
I2CxCON (I2C Control)	6
120x8001 (120 001110)	g
ICvCON (Input Capture 'x' Control)	a
IECx (Interrupt Enable Control)	9
IECX (Interrupt Eleg Status)	
INTCON (Interrupt Control)	0
INTCON (Interrupt Control)	0
INTSTAT (Interrupt Status)	9
IPCX (Interrupt Priority Control)	1
IPIMR (Interrupt Proximity Timer)	9
NVMADDR (Flash Address)	6
NVMCON (Programming Control)	5
NVMDATA (Flash Program Data)57	7
NVMKEY (Programming Unlock) 56	6
NVMSRCADDR (Source Data Address) 57	7
OCxCON (Output Compare 'x' Control) 163	3
OSCCON (Oscillator Control)76	6
OSCTUN (FRC Tuning)79	9
PMADDR (Parallel Port Address) 195	5
PMAEN (Parallel Port Pin Enable) 196	6
PMAEN (Parallel Port Pin Enable)	6 1
PMAEN (Parallel Port Pin Enable)	6 1 3
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193	6 1 3 7
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80	6 1 3 7 0
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82	6 1 3 7 0 2
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147	6 1 3 7 2 1
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62	6 1 3 7 2 1 2
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       200	6 1 3 7 2 1 2 3
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCCON (RTC Control)       203	6 1 3 7 2 1 2 3 1
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCCON (RTC Control)       204         RTCOATE (RTC Date Value)       204	6 1 3 7 0 2 1 2 3 1 6
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCCON (RTC Control)       204         RTCDATE (RTC Date Value)       204         RTCTIME (BTC Time Value)       204	6 1 3 7 0 2 1 2 3 1 6 5
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       88         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCCON (RTC Control)       203         RTCON (RTC Control)       204         RTCTIME (RTC Time Value)       206         RTCTIME (RTC Time Value)       206         RTCTIME (RTC Time Value)       206         RTCON (SPI Control)       207         RTCONE (RTC Time Value)       206         RTCIME (RTC Time Value)       206         RTCIME (RTC Time Value)       206         RTCIME (RTC Time Value)       206         RTCON (SPI Control)       207         RTCTIME (RTC Time Value)       206	6137021231657
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       86         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCCON (RTC Control)       200         RTCON (RTC Control)       200         RTCDATE (RTC Date Value)       206         SPIXCON (SPI Control)       205         SPIXCON(2 (SPI Control)       167	6 1 3 7 0 2 1 2 3 1 6 5 7 0
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCCON (RTC Control)       200         RTCDATE (RTC Date Value)       206         RTCTIME (RTC Time Value)       206         SPIXCON (SPI Control 2)       170         SPIXCON2 (SPI Control 2)       170	613702123165701
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       144         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCON (RTC Control)       204         RTCDATE (RTC Date Value)       205         SPIXCON (SPI Control)       167         SPIXCON2 (SPI Control 2)       170         SPIXSTAT (SPI Status)       177         SPIXSTAT (SPI Status)       177	6137021231657015
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCON (RTC Control)       204         RTCDATE (RTC Date Value)       205         SPIXCON (SPI Control)       167         SPIXCON2 (SPI Control 2)       170         SPIXSTAT (SPI Status)       177         T1CON (Type A Timer Control)       147	61370212316570150
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCON (RTC Control)       204         RTCDATE (RTC Date Value)       204         RTCTIME (RTC Time Value)       205         SPIXCON (SPI Control)       167         SPIXCON2 (SPI Control 2)       170         SPIXSTAT (SPI Status)       177         T1CON (Type A Timer Control)       144         TXCON (Lype B Timer Control)       145         TXCON (Type A Idmerce)       160	61370212316570150
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCON (RTC Control)       204         RTCDATE (RTC Date Value)       204         RTCTIME (RTC Time Value)       205         SPIXCON (SPI Control)       167         SPIXCON2 (SPI Control 2)       170         SPIXSTAT (SPI Status)       177         T1CON (Type A Timer Control)       143         TXCON (Type B Timer Control)       150         U14DDTD1 (USB Address)       120	613702123165701501
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       80         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCON (RTC Control)       204         RTCDATE (RTC Date Value)       204         RTCTIME (RTC Time Value)       204         SPIXCON (SPI Control)       167         SPIXCON2 (SPI Control 2)       177         SPIXSTAT (SPI Status)       177         T1CON (Type A Timer Control)       143         TXCON (Type B Timer Control)       143         TXCON (Type B Timer Control)       150         U1ADDR (USB Address)       127         U1BDTP1 (USB BDT Page 1)       122	61370212316570150134
PMAEN (Parallel Port Pin Enable)       196         PMCON (Parallel Port Control)       197         PMMODE (Parallel Port Mode)       193         PMSTAT (Parallel Port Status (Slave Modes Only)       193         REFOCON (Reference Oscillator Control)       86         REFOTRIM (Reference Oscillator Trim)       82         RPnR (Peripheral Pin Select Output)       147         RSWRST (Software Reset)       62         RTCALRM (RTC Alarm Control)       203         RTCON (RTC Control)       204         RTCDATE (RTC Date Value)       204         RTCIME (RTC Time Value)       204         SPIXCON (SPI Control)       165         SPIXCON2 (SPI Control 2)       177         T1CON (Type A Timer Control)       144         TXCON (Type B Timer Control)       145         TXCON (Type B Timer Control)       150         U1ADDR (USB Address)       122         U1BDTP1 (USB BDT Page 1)       122         U1BDTP2 (USB BDT Page 2)       124	61370212316570150134
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)197REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCDATE (RTC Date Value)204SPIXCON (SPI Control)165SPIXCON2 (SPI Control 2)177SPIXSTAT (SPI Status)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145U1ADDR (USB Address)122U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124	6 1 3 7 0 2 1 2 3 1 6 5 7 0 1 5 0 1 3 4 4 -
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)193REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCDATE (RTC Date Value)204SPIxCON (SPI Control)165SPIxCON2 (SPI Control 2)177SPIxSTAT (SPI Status)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145U1ADDR (USB Address)122U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124U12OKFG1 (USB Configuration 1)124	6 1 3 7 0 2 1 2 3 1 6 5 7 0 1 5 0 1 3 4 4 5 2
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)197REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCDATE (RTC Date Value)204SPIxCON (SPI Control)165SPIxCON2 (SPI Control 2)177SPIxSTAT (SPI Status)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145U1ADDR (USB Address)122U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124U1CNFG1 (USB Control)115U1CON (USB Control)115U1CON (USB Control)115U1CON (USB Control)124U1CON (USB Control)125U1CON (USB Control)126U1CON (USB Control)126U1CON (USB Control)115U1CON (USB Control)115U1	61370212316570150134459-
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)197REFOCON (Reference Oscillator Control)80REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCDATE (RTC Date Value)204SPIxCON (SPI Control)165SPIxCON2 (SPI Control 2)177SPIxSTAT (SPI Status)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145U1ADDR (USB Address)122U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124U1CNFG1 (USB Control)115U1CON (USB Control)115U1	613702123165701501344597
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)197REFOCON (Reference Oscillator Control)80REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCDATE (RTC Date Value)204SPIxCON (SPI Control)165SPIxCON2 (SPI Control 2)177SPIxSTAT (SPI Status)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124U1CNFG1 (USB Configuration 1)125U1EIE (USB Error Interrupt Enable)115U1EIR (USB Error Interrupt Status)115U1EIR (USB Error Interrupt Status)115	6137021231657015013445975
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)193REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCTIME (RTC Time Value)206SPIxCON2 (SPI Control)165SPIxCON2 (SPI Control 2)177SPIxSTAT (SPI Status)177T1CON (Type A Timer Control)165U1ADDR (USB Address)122U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124U1CNFG1 (USB Configuration 1)125U1CON (USB Control)115U1EIE (USB Error Interrupt Enable)115U1EIR (USB Error Interrupt Status)114U1EIP0-U1EP15 (USB Endpoint Control)126	6 1 3 7 0 2 1 2 3 1 6 5 7 0 1 5 0 1 3 4 4 5 9 7 5 6 5 7
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)197REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)207RTCCON (RTC Control)207RTCCON (RTC Control)206RTCTIME (RTC Time Value)206SPIxCON2 (SPI Control)167SPIxCON2 (SPI Control 2)177SPIxCON (Type A Timer Control)147TXCON (Type A Timer Control)146TxCON (Type B Timer Control)147U1BDTP1 (USB BDT Page 1)122U1BDTP3 (USB BDT Page 3)124U1CNFG1 (USB Configuration 1)125U1CON (USB Control)115U1EIE (USB Error Interrupt Enable)117U1EIR (USB Error Interrupt Status)114U1ERMH (USB Frame Number High)124	613702123165701501344597562
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)193REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCDATE (RTC Date Value)204SPIXCON (SPI Control)205SPIXCON (SPI Control 2)176SPIXCON (SPI Control 2)177T1CON (Type A Timer Control)145TXCON (Type B Timer Control)145TXCON (Type B Timer Control)146TXCON (USB Address)122U1BDTP1 (USB BDT Page 1)122U1CNFG1 (USB Configuration 1)124U1CON (USB Control)115U12CON (USB Control)115U12EIE (USB Error Interrupt Enable)117U1EIR (USB Frame Number High)122U1FRMH (USB Frame Number High)122U1FRML (USB Frame Number Low)124	6137021231657015013445975621
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)197REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)147RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)207RTCCON (RTC Control)207RTCON (RTC Control)206RTCTIME (RTC Time Value)206SPIXCON (SPI Control)167SPIXCON2 (SPI Control 2)177T1CON (Type A Timer Control)147TXCON (Type B Timer Control)147TXCON (Type B Timer Control)147TXCON (USB Address)122U1BDTP1 (USB BDT Page 1)122U1CNFG1 (USB Configuration 1)124U1CNFG1 (USB Control)116U1EIE (USB Error Interrupt Enable)117U1ERNH (USB Frame Number High)122U1FRMH (USB Frame Number High)122U1IE (USB Interrupt Enable)114U1FRML (USB Interrupt Enable)114	61370212316570150134459756214
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)193REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)144RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCTIME (RTC Time Value)204SPIXCON (SPI Control)205SPIXCON (SPI Control 2)176SPIXCON2 (SPI Control 2)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145TxCON (USB Address)122U1BDTP1 (USB BDT Page 1)122U1SB TP3 (USB BDT Page 2)124U1CON (USB Control)115U1CON (USB Control)115U1EIE (USB Error Interrupt Enable)117U1EIR (USB Frame Number High)122U1FRMH (USB Frame Number High)122U1IE (USB Interrupt Enable)114U1IR (USB Interrupt Enabl	613702123165701501344597562143
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)193REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)144RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCTIME (RTC Time Value)204RTCTIME (RTC Time Value)205SPIXCON (SPI Control)165SPIXCON (SPI Control 2)177T1CON (Type A Timer Control)144TxCON (Type B Timer Control)145TxCON (Type B Timer Control)145TxCON (USB Address)122U1BDTP1 (USB BDT Page 1)122U1CNFG1 (USB Control)115U1CON (USB Control)115U1EIE (USB Error Interrupt Enable)117U1EIR (USB Frame Number High)122U1FRMH (USB Frame Number High)122U1FRMH (USB Frame Number Low)124U1R (USB Interrupt Enable)114U1R (USB Interrupt Enable)114U1R (USB Interrupt Enable)114U1R (USB Interrupt Enable)114U1AGCON (USB OTG Control)114U1AGCON (USB OTG Control)114	6137021231657015013445975621431
PMAEN (Parallel Port Pin Enable)196PMCON (Parallel Port Control)197PMMODE (Parallel Port Mode)193PMSTAT (Parallel Port Status (Slave Modes Only)193REFOCON (Reference Oscillator Control)86REFOTRIM (Reference Oscillator Trim)82RPnR (Peripheral Pin Select Output)144RSWRST (Software Reset)62RTCALRM (RTC Alarm Control)203RTCCON (RTC Control)204RTCTIME (RTC Time Value)204RTCTIME (RTC Time Value)205SPIXCON (SPI Control)165SPIXCON (SPI Control 2)177T1CON (Type A Timer Control)144TXCON (Type B Timer Control)145TXCON (Type B Trage 2)122U1BDTP1 (USB BDT Page 1)122U1CNFG1 (USB Configuration 1)122U1CNFG1 (USB Control)115U12ER (USB Error Interrupt Enable)117U14ER (USB Frame Number High)122U1FRMH (USB Frame Number High)122U1FRMH (USB Frame Number Low)124U1R (USB Interrupt Enable)114U1ADGCON (USB OTG Control)115U1ADGE (USB OTG Interrupt Enable)114U1AR (USB Interrupt Enable)114U1AR (USB OTG Interrupt Enable)114U1AR (USB OTG Interrupt Enable)114U1AR (USB OTG Interrupt Enable)115U1AR (USB OTG Interrupt Enable)115U1AR (USB OTG Interrupt Enable)115U1AR (USB OTG Interrupt Enable)115U1AR (USB OTG Interrupt Enable) <td>61370212316570150134459756214319</td>	61370212316570150134459756214319