

### Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx130f064d-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Pin Diagrams**

#### TABLE 3: **PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES**

28	-PIN SOIC, SPDIP, SSOP (TOP VIEW) <sup>(1,2,3</sup>	9							
	1 SSOI PIC32MX110F016B PIC32MX120F032B PIC32MX130F064B PIC32MX130F256B	28 ס		1 SC	JIC	28	1	SPDIP	28
	PIC32MX150F128B PIC32MX170F256B								
Din #	Full Bin Name	p;	. #			Eull Bin	Nama		
Pin #	Full Pin Name		n #			Full Pin	Name		
1	MCLR	1	5 F	PGEC3/RPB		RB6			
1 2	MCLR VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0	1	5 F 6 T	DI/RPB7/C	TED3/PN	RB6 ID5/INT0/F	RB7		
1 2 3	MCLR VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0 VREF-/CVREF-/AN1/RPA1/CTED2/RA1		5 F 6 7 7 7	TDI/RPB7/C TCK/RPB8/S	TED3/PM SCL1/CTE	RB6 ID5/INT0/F ED10/PMD	RB7 04/RB8		
1 2 3 4	MCLR VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0 VREF-/CVREF-/AN1/RPA1/CTED2/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0		5 F 6 1 7 1 8 1	IDI/RPB7/C ICK/RPB8/S IDO/RPB9/S	TED3/PM SCL1/CTE	RB6 ID5/INT0/F ED10/PMD	RB7 04/RB8		
1 2 3 4 5	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1		5 F 6 7 7 7 8 7 9 \	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /ss	TED3/PM SCL1/CTE	RB6 ID5/INT0/F ED10/PMD	RB7 04/RB8		
1 2 3 4	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2		5 F 6 7 7 7 8 7 9 \ 0 \	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /ss /cap	TED3/PM SCL1/CTE SDA1/CTI	RB6 ID5/INT0/f ED10/PME ED4/PMD	RB7 04/RB8 3/RB9		
1 2 3 4 5 6	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3	1 1 1 1 1 1 1 2 2	5 F 6 1 7 7 8 1 9 \ 0 \ 1 F	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /SS /CAP PGED2/RPB	TED3/PM SCL1/CTE SDA1/CTI	RB6 1D5/INT0/f ED10/PME ED4/PMD2 011/PMD2/	RB7 )4/RB8 3/RB9 /RB10		
1 2 3 4 5 6 7	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2	1 1 1 1 1 1 1 2 2 2 2	5 F 6 7 7 1 8 7 9 \ 0 \ 1 F 2 F	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /ss /cap	TED3/PM SCL1/CTE SDA1/CTI 10/CTED	RB6 1D5/INT0/f ED10/PME ED4/PMD2 011/PMD2/	RB7 )4/RB8 3/RB9 /RB10		
1 2 3 4 5 6 7 8	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3         Vss		5 F 6 7 7 7 8 7 9 \ 0 \ 1 F 2 F 3 4	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /SS /CAP PGED2/RPB PGEC2/TMS	TED3/PM SCL1/CTE SDA1/CTI 10/CTED S/RPB11/F /RB12	RB6 ID5/INT0/I ED10/PME ED4/PMD2 011/PMD2 PMD1/RB	RB7 )4/RB8 3/RB9 /RB10 11		
1 2 3 4 5 6 7 8 9	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3         Vss         OSC1/CLKI/RPA2/RA2	1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	5 F 6 7 7 7 8 7 9 \ 0 \ 1 F 2 F 3 4 4 /	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /SS /CAP PGED2/RPB PGEC2/TMS PGEC2/TMS	TED3/PM SCL1/CTE SDA1/CTI SDA1/CTED S/RPB11/F /RB12 S/CTPLS/	RB6 ID5/INT0/I ED10/PME ED4/PMD2 011/PMD2 PMD1/RB PMRD/RE	RB7 )4/RB8 3/RB9 /RB10 11 313	CTED5/PM	
1 2 3 4 5 6 7 8 9 10	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INB/C3IND/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3         Vss         OSC1/CLKI/RPA2/RA2         OSC2/CLKO/RPA3/PMA0/RA3	1           1           1           1           1           1           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2           2	5 F 6 1 7 1 8 1 9 \ 0 \ 1 F 2 F 3 / 4 / 5 (	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /ss /cap PGED2/RPB PGEC2/TMS AN12/PMD0 AN11/RPB13	TED3/PM SCL1/CTE SDA1/CTI SDA1/CTI S/RPB11/F /RB12 3/CTPLS/ N10/C3IN	RB6 ID5/INT0/I ED10/PME ED4/PMD2 PMD1/RB PMRD/RE PMRD/RE	RB7 )4/RB8 3/RB9 /RB10 11 313 /SCK1/(		WR/RB14
1 2 3 4 5 6 7 8 9 10 11	MCLR         VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0         VREF-/CVREF-/AN1/RPA1/CTED2/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3         Vss         OSC1/CLKI/RPA2/RA2         OSC2/CLKO/RPA3/PMA0/RA3         SOSCI/RPB4/RB4	1           1           1           1           1           1           1           2           1           1           1           1           1           2           2           2           2           2           2	5 F 6 7 7 7 8 7 9 \ 0 \ 1 F 2 F 3 4 4 4 5 ( 6 4	TDI/RPB7/C TCK/RPB8/S TDO/RPB9/S /SS /CAP PGED2/RPB PGEC2/TMS AN12/PMD0. AN11/RPB13 CVREFOUT/A	TED3/PM SCL1/CTE SDA1/CTI SDA1/CTI S/RPB11/F /RB12 3/CTPLS/ N10/C3IN	RB6 ID5/INT0/I ED10/PME ED4/PMD2 PMD1/RB PMRD/RE PMRD/RE	RB7 )4/RB8 3/RB9 /RB10 11 313 /SCK1/(		WR/RB14

1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

Shaded pins are 5V tolerant. 3:

# TABLE 4:PIN NAMES FOR 28-PIN USB DEVICES

28	PIN SOIC, SPDIP, SSOP (TOP VIEW) <sup>(1,2,3)</sup>		
	1 SSOP	28	1 28 1 28 SOIC SPDIP
	PIC32MX210F016B PIC32MX220F032B PIC32MX230F064B PIC32MX230F256B PIC32MX250F128B PIC32MX270F256B		
Pin #	Full Pin Name	Pin #	Full Pin Name
<b>Pin #</b>	Full Pin Name	<b>Pin #</b>	Full Pin Name
1	MCLR	15	VBUS
1	MCLR	15	VBUS
	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7
1	MCLR	15	VBUS
2	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
1	MCLR	15	VBUS
2	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
1	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	15	VBUS
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5		19	Vss
1	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	15	VBUS
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5		19	Vss
6		20	Vcap
1	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3	15	VBUS
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5		19	Vss
6		20	Vcap
7		21	PGED2/RPB10/D+/CTED11/RB10
1	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3         Vss	15	VBUS
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5		19	Vss
6		20	Vcap
7		21	PGED2/RPB10/D+/CTED11/RB10
8		22	PGEC2/RPB11/D-/RB11
1	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3         Vss         OSC1/CLKI/RPA2/RA2	15	VBUS
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5		19	Vss
6		20	VCAP
7		21	PGED2/RPB10/D+/CTED11/RB10
8		22	PGEC2/RPB11/D-/RB11
9		23	VUSB3V3
1 2 3 4 5 6 7 8 9 10	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3         Vss         OSC1/CLKI/RPA2/RA2         OSC2/CLKO/RPA3/PMA0/RA3	15 16 17 18 19 20 21 21 22 23 24	VBUS TDI/RPB7/CTED3/PMD5/INT0/RB7 TCK/RPB8/SCL1/CTED10/PMD4/RB8 TDO/RPB9/SDA1/CTED4/PMD3/RB9 VSS VCAP PGED2/RPB10/D+/CTED11/RB10 PGEC2/RPB11/D-/RB11 VUSB3V3 AN11/RPB13/CTPLS/PMRD/RB13
1	MCLR         PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0         PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1         PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0         PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1         AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2         AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3         Vss         OSC1/CLKI/RPA2/RA2         OSC2/CLKO/RPA3/PMA0/RA3         SOSCI/RPB4/RB4	15	VBUS
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5		19	Vss
6		20	VcAP
7		21	PGED2/RPB10/D+/CTED11/RB10
8		22	PGEC2/RPB11/D-/RB11
9		23	VUSB3V3
10		24	AN11/RPB13/CTPLS/PMRD/RB13
11		25	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—		—	—	
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
23:16	_	—	_	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15:8	—	—	—	-	—	_		—	
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	
7:0	_	BMX WSDRM	_	_	_	E	3MXARB<2:0	>	

# REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

## Legend:

5		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

# bit 31-21 Unimplemented: Read as '0'

	Ommplemented. Read as 0
bit 20	BMXERRIXI: Enable Bus Error from IXI bit
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus</li> </ul>
bit 19	BMXERRICD: Enable Bus Error from ICD Debug Unit bit
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from ICD</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from ICD</li> </ul>
bit 18	BMXERRDMA: Bus Error from DMA bit
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from DMA</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from DMA</li> </ul>
bit 17	BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access</li> </ul>
bit 16	BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode)
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access</li> </ul>
bit 15-7	Unimplemented: Read as '0'
bit 6	BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
	<ul> <li>1 = Data RAM accesses from CPU have one wait state for address setup</li> <li>0 = Data RAM accesses from CPU have zero wait states for address setup</li> </ul>
bit 5-3	Unimplemented: Read as '0'
bit 2-0	BMXARB<2:0>: Bus Matrix Arbitration Mode bits
	111 = Reserved (using these Configuration modes will produce undefined behavior)
	•
	•
	<ul><li>011 = Reserved (using these Configuration modes will produce undefined behavior)</li><li>010 = Arbitration Mode 2</li></ul>
	001 = Arbitration Mode 1 (default) 000 = Arbitration Mode 0

# 5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS60001121), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/36/44-pin Family devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5. "Flash Program Memory"** (DS60001121) in the *"PIC32 Family Reference Manual"*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the *"PIC32 Flash Programming Specification"* (DS60001145), which can be downloaded from the Microchip web site.

Note: The Flash page size on PIC32MX-1XX/2XX 28/36/44-pin Family devices is 1 KB and the row size is 128 bytes (256 IW and 32 IW, respectively).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		_		—	_		_	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	—	—	—	
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8		_		_	_	S	RIPL<2:0>(1)		
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_	_	VEC<5:0> <sup>(1)</sup>						

## REGISTER 7-2: INTSTAT: INTERRUPT STATUS REGISTER

# Legend:

Legena.					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-11 Unimplemented: Read as '0'

- bit 10-8 SRIPL<2:0>: Requested Priority Level bits<sup>(1)</sup>
  - 111-000 = The priority level of the latest interrupt presented to the CPU
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 VEC<5:0>: Interrupt Vector bits<sup>(1)</sup> 11111-00000 = The interrupt vector that is presented to the CPU
- Note 1: This value should only be used when the interrupt controller is configured for Single Vector mode.

D:/	Dit	Dit	D:	Dit	D'i	D''	Dir	Dit	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				IPTMF	<31:24>				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	IPTMR<23:16>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10.0	IPTMR<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0				IPTM	R<7:0>				

## REGISTER 7-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **IPTMR<31:0>:** Interrupt Proximity Timer Reload bits Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—		IP03<2:0>	IS03	IS03<1:0>	
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	_	—			IP02<2:0>	IS02	<1:0>	
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	_	—			IP01<2:0>	IS01·	<1:0>	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_		IP00<2:0>		IS00·	<1:0>

## REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

### Legend:

Logonal				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 31-29 Unimplemented: Read as '0'
- bit 28-26 IP03<2:0>: Interrupt Priority bits
- 111 = Interrupt priority is 7 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled bit 25-24 IS03<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 bit 23-21 Unimplemented: Read as '0' bit 20-18 IP02<2:0>: Interrupt Priority bits 111 = Interrupt priority is 7 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled bit 17-16 IS02<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 bit 15-13 Unimplemented: Read as '0' bit 12-10 IP01<2:0>: Interrupt Priority bits 111 = Interrupt priority is 7 010 = Interrupt priority is 2 001 = Interrupt priority is 1
  - 000 = Interrupt is disabled
- **Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

## REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0				
31:24	—	_	BYTC	<1:0>	WBO <sup>(1)</sup>	—	_	BITO				
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	—	_	—	_	—	—	_	_				
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8		_	_			PLEN<4:0>						
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
7:0	CRCEN	CRCAPP <sup>(1)</sup>	CRCTYP	_	_	(	CRCCH<2:0>					

# Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-30 Unimplemented: Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
  - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
  - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
  - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
  - 00 = No swapping (i.e., source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit<sup>(1)</sup>
  - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
  - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

## <u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

## bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Denotes the length of the polynomial -1.

- bit 7 CRCEN: CRC Enable bit
  - 1 = CRC module is enabled and channel transfers are routed through the CRC module
  - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

#### **USB Control Registers** 10.1

# TABLE 10-1: USB REGISTER MAP

ess											Bit	s							
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5040	(4)	31:16	_	—	—	—	—	—		_	—	—	—	—	—	—	_	—	000
5040	UTUTUIK /	15:0		_	_	—	_	_		_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	1	VBUSVDIF	000
5050	<b>U10TGIE</b>	31:16	—	—	—	—	—	—	—	—	—		—	—	—	—	_	—	000
0000	OTOTOLE	15:0	—	—	—	—	—	—	—	—	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	000
5060	U10TGSTAT <sup>(3)</sup>	31:16	_	—	—	—	—	—	_	—			—	—		—	_		000
0000	0101001/11	15:0	—	—	—	—	—	—	—	—	ID		LSTATE	—	SESVD	SESEND	_	VBUSVD	000
5070	U10TGCON	31:16	_	—	—	—	—	—	_	—			—	—		—	_		000
0070	UTOTOOON	15:0	_	—	—	—	—	—	_	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	000
5080	U1PWRC	31:16	_	—	—	—	—	—	_	—			—	—		—	_		000
0000	on wite	15:0	_	—	—	—	—	—	_	—	UACTPND <sup>(4)</sup>		—	USLPGRD	USBBUSY	—	USUSPEND	USBPWR	000
		31:16	_	—	—	—	—	—	_	—			—	—		—	_		000
5200	U1IR <sup>(2)</sup>	15:0	_	_	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	000
		04.40																DETACHIF	000
5210	U1IE	31:16	_	_						_	—	—		—	—	—	—		000
5210	OTIE	15:0	—	—		—	—	—	—	—	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE	000
		31:16	_	_	_	_		_			_	_	_	_	_	_	_		000
5220	U1EIR <sup>(2)</sup>	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF	000
		31:16	_	_		_	_	_	_	_	_		_	_	_		_		000
5230	U1EIE	15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE	000
	(2)	31:16	_	_		_	_			_		_		_	_		_	_	000
5240	U1STAT <sup>(3)</sup>	15:0	_	_	_	_	_	_		_			PT<3:0>		DIR	PPBI	_	_	000
		31:16	_		_	_	_	_		_	_	_			_	_	_	_	000
5250	U1CON												PKTDIS					USBEN	000
		15:0		—	—	—	—	—		—	JSTATE	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN	000
5260	U1ADDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	000
5260	UTADDR	15:0	_	_	_	_	_	—	_	- <u> </u>						000			
5070		31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	000
5270	U1BDTP1	15:0	—			—				_			BC	) TPTRL<15:9>	>				0000

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See Section 11.2 "CLR, SET and INV Registers" for more information. Note 1:

2: This register does not have associated SET and INV registers.

This register does not have associated CLR, SET and INV registers. 3:

4: Reset value for this bit is undefined.

# TABLE 10-1: USB REGISTER MAP (CONTINUED)

ess							- /				Bit	s							
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5390	U1EP9	31:16	_	—	—	—	—	—	_	—		_	—	—	—	_	—	—	0000
5590	UIEF9	15:0			—	—	—	—	_	—			—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5240	U1EP10	31:16	_	—	_	_			_	—	_	_	_	—	_	_	—	_	0000
53A0	UIEPIU	15:0		_	_	-	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16		—	_	-	-	_	—	—	—	_	—	—	—	_	_	—	0000
53BU	UIEPII	15:0	_	—	_	_			_	—	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16		—	_	-	-	_	—	—	—	_	—	—	—	_	_	—	0000
5500	UIEFIZ	15:0		—	_	-	-	_	—	—	—	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16		—	_	-	-	_	—	—	—	_	—	—	—	_	_	—	0000
5500	UIEF 13	15:0		—	_	-	-	_	—	—	—	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16		_	_		-	_	_	_	_	_	_	_	_	_	_	_	0000
53E0	U1EP14	15:0	_	_	_		_		_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	_	_	_		_		_	_		_	_	—	_	_	_	_	0000
53F0	U1EP15	15:0	_	_	_	_	_	_	_	—			_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

### 22.0 **10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)**

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed

**FIGURE 22-1:** 

- Up to 13 analog input pins
- External voltage reference input pins
- · One unipolar, differential Sample and Hold Amplifier (SHA)
- Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- Selectable buffer fill modes
- Eight conversion result format options
- · Operation during Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. Figure 22-2 illustrates a block diagram of the ADC conversion clock period. The 10-bit ADC has up to 13 analog input pins, designated AN0-AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



## 5: This selection is only used with CTMU capacitive and time measurement.

ADC1 MODULE BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
51.24	EDG1MOD	EDG1POL		EDG1S	EDG2STAT	EDG1STAT				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
23.10	EDG2MOD	EDG2POL		EDG2S	—	—				
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	ON	—	CTMUSIDL	TGEN <sup>(1)</sup>	EDGEN	EDGSEQEN	IDISSEN <sup>(2)</sup>	CTTRIG		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0			ITRIM	1<5:0>			IRNG<1:0>			

## REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

# Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 EDG1MOD: Edge1 Edge Sampling Select bit
  - 1 = Input is edge-sensitive
  - 0 = Input is level-sensitive
- bit 30 EDG1POL: Edge 1 Polarity Select bit
  - 1 = Edge1 programmed for a positive edge response
  - 0 = Edge1 programmed for a negative edge response
- bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits
  - 1111 = C3OUT pin is selected
    - 1110 = C2OUT pin is selected
    - 1101 = C1OUT pin is selected
    - 1100 = IC3 Capture Event is selected
    - 1011 = IC2 Capture Event is selected
    - 1010 = IC1 Capture Event is selected
    - 1001 = CTED8 pin is selected
    - 1000 = CTED7 pin is selected
    - 0111 = CTED6 pin is selected
    - 0110 = CTED5 pin is selected
    - 0101 = CTED4 pin is selected
    - 0100 = CTED3 pin is selected
    - 0011 = CTED1 pin is selected
    - 0010 = CTED2 pin is selected
    - 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected

## bit 25 EDG2STAT: Edge2 Status bit

Indicates the status of Edge2 and can be written to control edge source

- 1 = Edge2 has occurred
- 0 = Edge2 has not occurred
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
  - 4: This bit setting is not available for the CTMU temperature diode.

# REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

## bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
  - 11 = PBCLK is SYSCLK divided by 8
  - 10 = PBCLK is SYSCLK divided by 4
  - 01 = PBCLK is SYSCLK divided by 2
  - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
  - 1 = CLKO output disabled
  - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)

## bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator is disabled
- 10 = HS Oscillator mode is selected
- 01 = XT Oscillator mode is selected
- 00 = External Clock mode is selected
- bit 7 IESO: Internal External Switchover bit
  - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
  - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 **Reserved:** Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
  - 1 = Enable Secondary Oscillator
  - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
  - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
  - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
  - 101 = Low-Power RC Oscillator (LPRC)
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
  - 010 = Primary Oscillator (XT, HS, EC)<sup>(1)</sup>
  - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
  - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

NOTES:

DC CHA	DC CHARACTERISTICS			$\label{eq:constraint} \begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
DO10	Vol	Output Low Voltage	_	_	0.4	V	$\text{IOL} \leq 10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
		Output High Voltage	1.5(1)	_	_		IOH $\geq$ -14 mA, VDD = 3.3V		
DO20	Vон	I/O Pins	2.0 <sup>(1)</sup>	_	_	v	IOH $\geq$ -12 mA, VDD = 3.3V		
D020	VOH		2.4	_	_	v	IOH $\geq$ -10 mA, VDD = 3.3V		
			3.0(1)	—	—		$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		

# TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

## TABLE 30-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min. <sup>(1)</sup>	Typical	Max.	Units	Conditions			
BO10	VBOR	BOR Event on VDD transition high-to-low <sup>(2)</sup>	2.0		2.3	V	_			


**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

# 30.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX 28/36/44-pin Family AC characteristics and timing parameters.

## FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol Characteristics		Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions			
DO56	Сю	All I/O pins and OSC2	_	—	50	pF	EC mode			
DO58	Св	SCLx, SDAx	— — 400 pF In I <sup>2</sup> C mode							

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## FIGURE 30-2: EXTERNAL CLOCK TIMING




TABLE 30-32:	<b>I2Cx BUS DATA</b>	TIMING REQUIREMENTS	(MASTER MODE)	(CONTINUED)


АС СНА	RACTER	STICS		Standard Operation (unless otherwise Operating temperation	e stated) iture -40	)°C ≤ Ta ≤	₩ to 3.6₩ +85°C for Industrial +105°C for V-temp
Param. No.	Symbol	Charac	teristics	Min. <sup>(1)</sup>	Max.	Units	Conditions
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—
		from Clock	400 kHz mode	—	1000	ns	—
			1 MHz mode <b>(Note 2)</b>	—	350	ns	—
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the
			400 kHz mode	1.3	—	μS	bus must be free
			1 MHz mode <b>(Note 2)</b>	0.5	—	μS	before a new transmission can start
IM50	Св	Bus Capacitive L	oading	—	400	pF	—
IM51	Tpgd	Pulse Gobbler D	elay	52	312	ns	See Note 3


**Note 1:** BRG is the value of the  $I^2C$  Baud Rate Generator.


2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


**3:** The typical value for this parameter is 104 ns.

## FIGURE 30-20: PARALLEL SLAVE PORT TIMING










# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimens	sion Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

# 36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

Units		MILLIMETERS		
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	Ν	36		
Number of Pins per Side	ND	10		
Number of Pins per Side	NE	8		
Pitch	е	0.50 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е	5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2