

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| 2 0 0 0 0 0                |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | MIPS32® M4K™   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 40MHz  |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART                           |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                   |
| Number of I/O              | 35   |
| Program Memory Size        | 64KB (64K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 16К х 8  |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V  |
| Data Converters            | A/D 13x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 105°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-TQFP  |
| Supplier Device Package    | 44-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx130f064d-v-pt |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 24.24        | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |
| 31:24        | —                 | —                 | —                 |                   | IP03<2:0>         |                   |                  | IS03<1:0>        |  |
| 23:16        | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |
| 23.10        | _                 | —                 |                   |                   | IP02<2:0>         |                   | IS02<1:0>        |                  |  |
| 15:8         | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |
| 15.0         | _                 | —                 |                   |                   | IP01<2:0>         |                   | IS01<1:0>        |                  |  |
| 7:0          | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |
| 7.0          | _                 | _                 | _                 |                   | IP00<2:0>         |                   | IS00·            | <1:0>            |  |

#### REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

#### Legend:

| Logonal           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

- bit 31-29 Unimplemented: Read as '0'
- bit 28-26 IP03<2:0>: Interrupt Priority bits
- 111 = Interrupt priority is 7 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled bit 25-24 IS03<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 bit 23-21 Unimplemented: Read as '0' bit 20-18 IP02<2:0>: Interrupt Priority bits 111 = Interrupt priority is 7 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled bit 17-16 IS02<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 bit 15-13 Unimplemented: Read as '0' bit 12-10 IP01<2:0>: Interrupt Priority bits 111 = Interrupt priority is 7 010 = Interrupt priority is 2 001 = Interrupt priority is 1
  - 000 = Interrupt is disabled
- **Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5       | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24        | U-0               | U-0               | U-0                     | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31:24        | —                 | —                 | _                       | —                 | —                 |                   | _                | —                |
| 23:16        | U-0               | R-0               | U-0                     | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10        | —                 | —                 | _                       | —                 | —                 | _                 | —                | —                |
| 45.0         | U-0               | R-0               | U-0                     | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15:8         | —                 | —                 | _                       | —                 | _                 | _                 | _                | —                |
| 7.0          | U-0               | U-0               | R/W-0                   | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7:0          | —                 | _                 | TUN<5:0> <sup>(1)</sup> |                   |                   |                   |                  |                  |

#### REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

# Legend:

| Logona.                           |                  |                                    |                    |  |
|-----------------------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit W = Writable bit |                  | U = Unimplemented bit, read as '0' |                    |  |
| -n = Value at POR                 | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |

#### bit 31-6 Unimplemented: Read as '0'

**Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.04        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31:24        |                   | —                 | _                 | _                 | _                 | _                 | _                | —                |
| 00.40        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 23:16        | CHSDIE            | CHSHIE            | CHDDIE            | CHDHIE            | CHBCIE            | CHCCIE            | CHTAIE           | CHERIE           |
| 45.0         | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15:8         | —                 | —                 | _                 | _                 | —                 | —                 | _                | —                |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7:0          | CHSDIF            | CHSHIF            | CHDDIF            | CHDHIF            | CHBCIF            | CHCCIF            | CHTAIF           | CHERIF           |

#### **REGISTER 9-9:** DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

# Legend:

| •                 |                  |                                    |                    |
|-------------------|------------------|------------------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |

| bit 31-24  | Unimplemented: Read as '0'   |     |
|------------|--|-----|
| bit 23     | CHSDIE: Channel Source Done Interrupt Enable bit<br>1 = Interrupt is enabled   |     |
| bit 22     | 0 = Interrupt is disabled  |     |
| DIL 22     | CHSHIE: Channel Source Half Empty Interrupt Enable bit<br>1 = Interrupt is enabled<br>0 = Interrupt is disabled  |     |
| bit 21     | <b>CHDDIE:</b> Channel Destination Done Interrupt Enable bit<br>1 = Interrupt is enabled   |     |
|            | 0 = Interrupt is disabled  |     |
| bit 20     | CHDHIE: Channel Destination Half Full Interrupt Enable bit<br>1 = Interrupt is enabled<br>0 = Interrupt is disabled  |     |
| bit 19     | <b>CHBCIE:</b> Channel Block Transfer Complete Interrupt Enable bit<br>1 = Interrupt is enabled<br>0 = Interrupt is disabled   |     |
| bit 18     | CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit  |     |
|            | <ul> <li>1 = Interrupt is enabled</li> <li>0 = Interrupt is disabled</li> </ul>  |     |
| bit 17     | CHTAIE: Channel Transfer Abort Interrupt Enable bit  |     |
|            | <ul><li>1 = Interrupt is enabled</li><li>0 = Interrupt is disabled</li></ul>   |     |
| bit 16     | CHERIE: Channel Address Error Interrupt Enable bit<br>1 = Interrupt is enabled   |     |
| bit 15-8   | 0 = Interrupt is disabled<br>Unimplemented: Read as '0'  |     |
| bit 7      | CHSDIF: Channel Source Done Interrupt Flag bit   |     |
|            | <ul> <li>1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)</li> <li>0 = No interrupt is pending</li> </ul>  |     |
| bit 6      | <b>CHSHIF:</b> Channel Source Half Empty Interrupt Flag bit<br>1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)<br>0 = No interrupt is pending  | )   |
| bit 5      | <b>CHDDIF:</b> Channel Destination Done Interrupt Flag bit   |     |
|            | <ul> <li>1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSI</li> <li>0 = No interrupt is pending</li> </ul>  | IZ) |
|            |  |     |
| © 2011-201 | 16 Microchip Technology Inc.   | DS  |
| 2 2011 20  | is more any restricted from the second s | 20  |

DS60001168J-page 95

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

#### REGISTER 10-3: U1OTGSTAT: USB OTG STATUS REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 51.24        | -                 | —                 | —                 | —                 | _                 | —                 | —                | —                |
| 23:16        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10        | -                 | —                 | —                 | —                 | _                 | —                 | —                | —                |
| 15:8         | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15.0         |                   | —                 | —                 | —                 | _                 | —                 |                  | —                |
| 7:0          | R-0               | U-0               | R-0               | U-0               | R-0               | R-0               | U-0              | R-0              |
|              | ID                |                   | LSTATE            | _                 | SESVD             | SESEND            | _                | VBUSVD           |

### Legend:

| Logona.                           |                  |                                    |                    |  |  |
|-----------------------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit W = Writable bit |                  | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR                 | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 ID: ID Pin State Indicator bit
  - 1 = No cable is attached or a "type B" cable has been inserted into the USB receptacle
  - 0 = A "type A" OTG cable has been inserted into the USB receptacle
- bit 6 Unimplemented: Read as '0'
- bit 5 LSTATE: Line State Stable Indicator bit
  - 1 = USB line state (SE0 (U1CON<6>) bit and JSTATE (U1CON<7>)) bit has been stable for previous 1 ms 0 = USB line state (SE0 and JSTATE) has not been stable for previous 1 ms

#### bit 4 Unimplemented: Read as '0'

- bit 3 SESVD: Session Valid Indicator bit
  - 1 = VBUS voltage is above Session Valid on the A or B device
  - 0 = VBUS voltage is below Session Valid on the A or B device
- bit 2 SESEND: B-Device Session End Indicator bit
  - 1 = VBUS voltage is below Session Valid on the B device
  - 0 = VBUS voltage is above Session Valid on the B device

#### bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVD: A-Device VBUS Valid Indicator bit
  - 1 = VBUS voltage is above Session Valid on the A device
  - 0 = VBUS voltage is below Session Valid on the A device

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 31:24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |
| 31.24        | —                 | —                 | -                 | —                 | —                 | —                 | —                | —                |  |
| 22:16        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |
| 23:16        | —                 | —                 | -                 | —                 | —                 | —                 | —                | —                |  |
| 15:8         | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |
| 15.0         | —                 | —                 | -                 | —                 | —                 | —                 | —                | —                |  |
| 7:0          | U-0               | U-0               | U-0               | U-0               | U-0               | R-0               | R-0              | R-0              |  |
| 7:0          | —                 | —                 | _                 | —                 | —                 |                   | FRMH<2:0>        |                  |  |

#### REGISTER 10-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

# Legend:

| 0                 |                  |                                    |                    |
|-------------------|------------------|------------------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |

bit 31-3 Unimplemented: Read as '0'

bit 2-0 **FRMH<2:0>:** The Upper 3 bits of the Frame Numbers bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

#### Bit Bit Bit Bit Bit Bit Bit Bit Bit 30/22/14/6 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 Range 31/23/15/7 29/21/13/5 28/20/12/4 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 \_\_\_ \_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_ \_\_\_\_ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 23:16 \_ \_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 15:8 \_ \_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_ \_\_\_\_ \_\_\_\_ R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 7:0 PID < 3:0 > (1)EP<3:0>

# **REGISTER 10-15: U1TOK: USB TOKEN REGISTER**

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

#### bit 31-8 Unimplemented: Read as '0'

bit 7-4 **PID<3:0>:** Token Type Indicator bits<sup>(1)</sup>

1101 = SETUP (TX) token type transaction

- 1001 = IN (RX) token type transaction
- 0001 = OUT (TX) token type transaction

Note: All other values are reserved and must not be used.

bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits The four bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

# 13.0 TIMER2/3, TIMER4/5

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- Synchronous external 32-bit timer


| Note: | In this chapter, references to registers, |
|-------|---|
|       | TxCON, TMRx and PRx, use 'x' to           |
|       | represent Timer2 through Timer5 in 16-bit |
|       | modes. In 32-bit modes, 'x' represents    |
|       | Timer2 or Timer4 and 'y' represents       |
|       | Timer3 or Timer5.                         |

# **13.1 Additional Supported Features**

- · Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 in 16-bit mode, Timer2/3 in 32-bit mode)
- Fast bit manipulation using CLR, SET and INV registers

Figure 13-1 and Figure 13-2 illustrate block diagrams of Timer2/3 and Timer4/5.

# FIGURE 13-1: TIMER2-TIMER5 BLOCK DIAGRAM (16-BIT)



# 16.1 Output Compare Control Registers

# TABLE 16-1: OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP

| ess                         |                                 |                   |       |       |       |       |       |       |      | В     | its      |      |      |       |        |      |          |      |              |
|-----------------------------|---------------------------------|-------------------|-------|-------|-------|-------|-------|-------|------|-------|----------|------|------|-------|--------|------|----------|------|--------------|
| Virtual Address<br>(BF80_#) | Register<br>Name <sup>(1)</sup> | Bit Range         | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8  | 23/7     | 22/6 | 21/5 | 20/4  | 19/3   | 18/2 | 17/1     | 16/0 | All Resets   |
|                             | OC1CON                          | 31:16             | —     | —     | —     | —     | —     | —     | —    | _     | —        | —    | —    | —     | —      |      | —        | _    | 0000         |
| 0000                        | 001001                          | 15:0              | ON    | —     | SIDL  | —     | —     | —     |      | —     | —        | —    | OC32 | OCFLT | OCTSEL |      | OCM<2:0> |      | 0000         |
| 3010                        | OC1R                            | 31:16<br>15:0     |       |       |       |       |       |       |      | OC1R  | <31:0>   |      |      |       |        |      |          |      | xxxx         |
| 3020                        | OC1RS                           | 31:16<br>15:0     |       |       |       |       |       |       |      | OC1RS | \$<31:0> |      |      |       |        |      |          |      | xxxx         |
| 0000                        | 00000                           | 31:16             | —     | _     | _     | _     | _     | _     |      | _     | —        | —    | _    | —     | _      | _    | —        | —    | 0000         |
| 3200                        | OC2CON                          | 15:0              | ON    | _     | SIDL  | _     | _     | _     | _    | _     | _        | _    | OC32 | OCFLT | OCTSEL |      | OCM<2:0> |      | 0000         |
| 3210                        | OC2R                            | 31:16             |       |       |       |       |       |       |      | OC2R  | ~21.0>   |      |      |       |        |      |          |      | xxxx         |
| 3210                        | UCZR                            | 15:0              |       |       |       |       |       |       |      | UCZR  | <31.0>   |      |      |       |        |      |          |      | xxxx         |
| 3220                        | OC2RS                           | 31:16             |       |       |       |       |       |       |      | OC2RS | 2-31-05  |      |      |       |        |      |          |      | XXXX         |
| 3220                        | 00283                           | 15:0              |       |       |       |       |       |       |      | UCZRO | 5<31.02  |      |      |       |        |      |          |      | XXXX         |
| 3400                        | OC3CON                          | 31:16             | _     | _     | _     | _     | _     | _     | _    | _     | _        | _    | _    | _     | _      |      | —        |      | 0000         |
| 3400                        | 003001                          | 15:0              | ON    | _     | SIDL  | _     | _     | _     | _    | _     | -        | _    | OC32 | OCFLT | OCTSEL |      | OCM<2:0> |      | 0000         |
| 3410                        | OC3R                            | 31:16<br>15:0     |       |       |       |       |       |       |      | OC3R  | <31:0>   |      |      |       |        |      |          |      | XXXX<br>XXXX |
| 3420                        | OC3RS                           | 31:16             |       |       |       |       |       |       |      | OC3R8 | 221.05   |      |      |       |        |      |          |      | XXXX         |
| 3420                        | 00383                           | 15:0              |       |       |       |       |       |       |      | UCSRC | 5-51.0-  |      |      |       |        |      |          |      | XXXX         |
| 3600                        | OC4CON                          | 31:16             | —     | _     | _     | _     | _     | _     | _    | _     | —        | _    | _    | —     | —      | _    | —        | _    | 0000         |
| 3000                        | 004001                          | 15:0              | ON    | _     | SIDL  | _     | _     | _     | _    | _     | -        | _    | OC32 | OCFLT | OCTSEL |      | OCM<2:0> |      | 0000         |
| 3610                        | OC4R                            | 31:16             |       |       |       |       |       |       |      | OC4R  | <31.0>   |      |      |       |        |      |          |      | xxxx         |
| 3010                        | 0041                            | 15:0              |       |       |       |       |       |       |      | 0041  | -01.02   |      |      |       |        |      |          |      | xxxx         |
| 3620                        | OC4RS                           | 31:16             |       |       |       |       |       |       |      | OC4RS | 221.05   |      |      |       |        |      |          |      | xxxx         |
| 3020                        | 00410                           | 15:0              |       |       |       |       |       |       |      | 00400 | 0<01.02  |      |      |       |        |      |          |      | xxxx         |
| 3800                        | OC5CON                          | 31:16             | -     | _     | —     | _     | _     | _     | _    | _     | -        | _    | —    | —     | —      |      | —        |      | 0000         |
| 3000                        | 000000                          | 15:0              | ON    | —     | SIDL  | —     | —     | —     | —    | —     | —        | —    | OC32 | OCFLT | OCTSEL |      | OCM<2:0> |      | 0000         |
| 3810                        | OC5R                            | 31:16             |       |       |       |       |       |       |      | OC5R  | <31.0>   |      |      |       |        |      |          |      | XXXX         |
| 3010                        | 0000                            | 15:0              |       |       |       |       |       |       |      | OUJK  | -01.02   |      |      |       |        |      |          |      | xxxx         |
| 3820                        | OC5RS                           | 31:16             |       |       |       |       |       |       |      | OC5RS |          |      |      |       |        |      |          |      | XXXX         |
| 3020                        | 00010                           | 15 <sup>.</sup> 0 |       |       |       |       |       |       |      | 00000 | -01.02   |      |      |       |        |      |          |      | xxxx         |


PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.







| $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Bit<br>24/16/8/0 | Bit<br>25/17/9/1 | Bit<br>26/18/10/2 | Bit<br>27/19/11/3 | Bit<br>28/20/12/4 | Bit<br>29/21/13/5 | Bit<br>30/22/14/6 | Bit<br>31/23/15/7 | Bit<br>Range |
|---|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------|
| Image: How provided with the system         HR10<1:0>         HR01<3:0>           23:16         U-0         R/W-x         R/W-x         R/W-x         R/W-x         R/W-x           23:16         —         MIN10<2:0>         MIN01<3:0>         MIN01<3:0>           15:8         U-0         R/W-x         R/W-x         R/W-x         R/W-x         R/W-x           15:8         —         SEC10<2:0>         SEC01<3:0>         SEC01<3:0>   | R/W-x            | R/W-x            | R/W-x             | R/W-x             | R/W-x             | R/W-x             | U-0               | U-0               | 04.04        |
| 23:16         —         MIN10<2:0>         MIN01<3:0>           15:8         U-0         R/W-x         R/W-x         R/W-x         R/W-x         R/W-x           15:8         —         SEC10<2:0>         SEC01<3:0>         SEC01<3:0>  |                  | <3:0>            | HR01              |                   | <1:0>             | HR10              | —                 | _                 | 31:24        |
| U-0         R/W-x         R | R/W-x            | R/W-x            | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x             | U-0               | 00.40        |
| 15:8 — SEC10<2:0> SEC01<3:0>  |                  | <3:0>            | MIN01             |                   |                   | MIN10<2:0>        | _                 | 23:16             |              |
|   | R/W-x            | R/W-x            | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x             | U-0               | 45.0         |
|   |                  | <3:0>            | SEC01             |                   |                   | SEC10<2:0>        | _                 | 15:8              |              |
|   | U-0              | U-0              | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | 7.0          |
| 7:0   | _                |                  | _                 | _                 | _                 | _                 | _                 | _                 | 7:0          |

#### REGISTER 21-5: ALRMTIME: ALARM TIME VALUE REGISTER

# R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary Coded Decimal value of hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 **HR01<3:0>:** Binary Coded Decimal value of hours bits, 1s place digit; contains a value from 0 to 9 bit 23 **Unimplemented:** Read as '0'

bit 22-20 MIN10<2:0>: Binary Coded Decimal value of minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>:** Binary Coded Decimal value of minutes bits, 1s place digit; contains a value from 0 to 9 bit 15 **Unimplemented:** Read as '0'

bit 14-12 SEC10<2:0>: Binary Coded Decimal value of seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>:** Binary Coded Decimal value of seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5   | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|---------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0                 | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24        | —                 | —                 |                     | _                 | _                 | _                 | —                | _                |
| 00.40        | U-0               | U-0               | U-0                 | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | —                 | —                 | _                   | _                 | _                 |                   | —                | _                |
| 45.0         | R/W-0             | R/W-0             | R/W-0               | U-0               | U-0               | U-0               | U-0              | R-0              |
| 15:8         | ON <sup>(1)</sup> | COE               | CPOL <sup>(2)</sup> | _                 | —                 | —                 | —                | COUT             |
| 7.0          | R/W-1             | R/W-1             | U-0                 | R/W-0             | U-0               | U-0               | R/W-1            | R/W-1            |
| 7:0          | EVPOL             | _<1:0>            |                     | CREF              | _                 | _                 | CCH              | <1:0>            |

#### REGISTER 23-1: CMXCON: COMPARATOR CONTROL REGISTER

### Legend:

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ented bit, read as '0' |  |  |  |
|-------------------|------------------|---------------------------|------------------------|--|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown     |  |  |  |

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Comparator ON bit<sup>(1)</sup>
  - 1 = Module is enabled. Setting this bit does not affect the other bits in this register
  - 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 **COE:** Comparator Output Enable bit
  - 1 = Comparator output is driven on the output CxOUT pin
  - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit<sup>(2)</sup>
  - 1 = Output is inverted
  - 0 = Output is not inverted
- bit 12-9 Unimplemented: Read as '0'
- bit 8 **COUT:** Comparator Output bit
  - 1 = Output of the Comparator is a '1'
  - 0 = Output of the Comparator is a '0'
- bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits
  - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
  - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
  - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
  - 00 = Comparator interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Positive Input Configure bit
  - 1 = Comparator non-inverting input is connected to the internal CVREF
  - 0 = Comparator non-inverting input is connected to the CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
  - 11 = Comparator inverting input is connected to the IVREF
  - 10 = Comparator inverting input is connected to the CxIND pin
  - 01 = Comparator inverting input is connected to the CxINC pin
  - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 31:24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |  |
| 51.24        | _                 | —                 |                   | —                 | _                 |                   | -                | —                |  |  |  |  |
| 23:16        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |  |
| 23.10        | _                 | —                 |                   | —                 | _                 | _                 | _                | —                |  |  |  |  |
| 15:8         | U-0               | U-0               | R/W-0             | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |  |
| 15.6         | -                 | —                 | SIDL              | —                 | _                 | _                 |                  | —                |  |  |  |  |
| 7:0          | U-0               | U-0               | U-0               | U-0               | U-0               | R-0               | R-0              | R-0              |  |  |  |  |
| 7.0          |                   |                   |                   |                   | _                 | C3OUT             | C2OUT            | C10UT            |  |  |  |  |

### REGISTER 23-2: CMSTAT: COMPARATOR STATUS REGISTER

#### Legend:

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |  |  |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

#### bit 31-14 Unimplemented: Read as '0'

#### bit 13 SIDL: Stop in Idle Control bit

1 = All Comparator modules are disabled when the device enters Idle mode

0 = All Comparator modules continue to operate when the device enters Idle mode

#### bit 12-3 Unimplemented: Read as '0'

#### bit 2 C3OUT: Comparator Output bit

- 1 = Output of Comparator 3 is a '1'
- 0 = Output of Comparator 3 is a '0'

#### bit 1 C2OUT: Comparator Output bit

- 1 = Output of Comparator 2 is a '1'
- 0 = Output of Comparator 2 is a '0'

#### bit 0 **C1OUT:** Comparator Output bit

- 1 = Output of Comparator 1 is a '1'
- 0 = Output of Comparator 1 is a '0'

NOTES:

### TABLE 26-2: PERIPHERAL MODULE DISABLE REGISTER MAP

| ess                         |                                 |           |       |       |       |       |       |       |        |        | Bits |      |      |       |       |        |        |        | 6          |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|--------|--------|------|------|------|-------|-------|--------|--------|--------|------------|
| Virtual Address<br>(BF80_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9   | 24/8   | 23/7 | 22/6 | 21/5 | 20/4  | 19/3  | 18/2   | 17/1   | 16/0   | All Resets |
| 5040                        | PMD1                            | 31:16     | —     | —     | _     | —     | _     | _     | _      | —      | —    | —    | —    | —     | —     | —      | —      | —      | 0000       |
| F240                        | FIVIDI                          | 15:0      | -     |       |       | CVRMD | Ι     |       |        | CTMUMD | —    | -    |      | -     | —     |        | —      | AD1MD  | 0000       |
| 5250                        | PMD2                            | 31:16     | —     | —     |       | —     | _     | _     |        | —      | —    | —    | —    | —     | —     | —      | —      | —      | 0000       |
| F250                        | FIVIDZ                          | 15:0      | -     |       |       | —     | Ι     |       |        | —      | —    | -    |      | -     | —     | CMP3MD | CMP2MD | CMP1MD | 0000       |
| F260                        | PMD3                            | 31:16     | _     | -     |       | _     | -     |       |        | _      | _    |      | _    | OC5MD | OC4MD | OC3MD  | OC2MD  | OC1MD  | 0000       |
| F200                        | FIVIDS                          | 15:0      | _     |       |       | _     | -     |       |        | _      | _    |      | _    | IC5MD | IC4MD | IC3MD  | IC2MD  | IC1MD  | 0000       |
| F270                        | PMD4                            | 31:16     | _     |       |       | _     | -     |       |        | _      | _    |      | _    | -     | _     | _      | —      | _      | 0000       |
| F270                        | F IVID4                         | 15:0      | _     |       |       | _     | -     |       |        | _      | _    |      | _    | T5MD  | T4MD  | T3MD   | T2MD   | T1MD   | 0000       |
| F280                        | PMD5                            | 31:16     | _     |       |       | _     | -     |       |        | USB1MD | _    |      | _    | -     | _     | _      | I2C1MD | I2C1MD | 0000       |
| F200                        | FIVIDS                          | 15:0      | _     |       |       | _     | -     |       | SPI2MD | SPI1MD | _    |      | _    | -     | _     | _      | U2MD   | U1MD   | 0000       |
| F200                        | PMD6                            | 31:16     | _     | —     |       | —     | _     | _     |        | _      | —    | _    | —    | _     | —     | —      | —      | PMPMD  | 0000       |
| F290                        | I WD0                           | 15:0      | —     | _     | _     | —     | _     | _     | -      | —      | —    | _    | _    | _     | —     | _      | REFOMD | RTCCMD | 0000       |

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.04        | R/P               | R/P               | R/P               | R/P               | r-1               | r-1               | r-1              | r-1              |  |  |
| 31:24        | FVBUSONIO         | FUSBIDIO          | IOL1WAY           | PMDL1WAY          | _                 |                   | _                | _                |  |  |
| 23:16        | r-1               | r-1               | r-1               | r-1               | r-1               | r-1               | r-1              | r-1              |  |  |
| 23.10        | —                 | —                 | _                 | —                 | _                 |                   | -                | —                |  |  |
| 15.0         | R/P               | R/P               | R/P               | R/P               | R/P               | R/P               | R/P              | R/P              |  |  |
| 10.0         | 15:8 USERID<15:8> |                   |                   |                   |                   |                   |                  |                  |  |  |
| 7.0          | R/P               | R/P               | R/P               | R/P               | R/P               | R/P               | R/P              | R/P              |  |  |
| 7:0          |                   |                   |                   | USERID<           | 7:0>              |                   |                  |                  |  |  |

### REGISTER 27-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

| Legend:           | r = Reserved bit | P = Programmable bit   |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 31 FVBUSONIO: USB VBUSON Selection bit

- 1 = VBUSON pin is controlled by the USB module 0 = VBUSON pin is controlled by the port function
- bit 30 **FUSBIDIO:** USB USBID Selection bit 1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function
- bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
  - 1 = Allow only one reconfiguration
  - 0 = Allow multiple reconfigurations
- bit 28 PMDI1WAY: Peripheral Module Disable Configuration bit
  - 1 = Allow only one reconfiguration
  - 0 = Allow multiple reconfigurations
- bit 27-16 Reserved: Write '1'
- bit 15-0 USERID<15:0>: User ID bits

This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG.

### TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

| DC CHA        | ARACTER | ISTICS  |                |            |                       |    |   |  |  |  |
|---------------|---------|---|----------------|------------|-----------------------|----|---|--|--|--|
| Param.<br>No. | Symbol  | Characteristics   | Min.           | Conditions |                       |    |   |  |  |  |
| Dl60a         | licl    | Input Low Injection<br>Current  | 0              |            | <sub>-5</sub> (2,5)   | mA | This parameter applies to all pins,<br>with the exception of the power<br>pins.   |  |  |  |
| DI60b         | ІІСН    | Input High Injection<br>Current                                       | 0              | _          | +5 <sup>(3,4,5)</sup> | mA | This parameter applies to all pins,<br>with the exception of all 5V tolerant<br>pins, and the SOSCI, SOSCO,<br>OSC1, D+, and D- pins. |  |  |  |
| DI60c         | ∑lict   | Total Input Injection<br>Current (sum of all I/O<br>and Control pins) | -20 <b>(6)</b> | —          | +20 <b>(6)</b>        | mA | Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT )           |  |  |  |

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: VIL source < (VSS - 0.3). Characterized but not tested.

**3:** VIH source > (VDD + 0.3) for non-5V tolerant pins only.

4: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.

5: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS - 0.3)).

6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((Vss - 0.3) - VIL source) / Rs). If Note 3, IICH = ((IICH source - (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss - 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

# TABLE 30-14: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

| DC CHARACTERISTICS |         |   | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ |   |                    |     |   |  |  |
|--------------------|---------|---|---|---|--------------------|-----|---|--|--|
| Param.<br>No.      | Symbol  | Characteristics   | Min. Typ. Max. Units Comments   |   |                    |     |   |  |  |
| D312               | TSET    | Internal 4-bit DAC<br>Comparator Reference<br>Settling time | _   | _ | 10                 | μs  | See Note 1  |  |  |
| D313 DACF          | DACREFH | CVREF Input Voltage<br>Reference Range                      | AVss  | _ | AVDD               | V   | CVRSRC with CVRSS = 0   |  |  |
|                    |         |   | VREF-   | _ | VREF+              | V   | CVRSRC with CVRSS = 1   |  |  |
| D314 DVREF         |         | CVREF Programmable<br>Output Range                          | 0   | _ | 0.625 x<br>DACREFH | V   | 0 to 0.625 DACREFH with<br>DACREFH/24 step size                 |  |  |
|                    |         |   | 0.25 x<br>DACREFH   | _ | 0.719 x<br>DACREFH | V   | 0.25 x DACREFH to 0.719<br>DACREFH with<br>DACREFH/32 step size |  |  |
| D315               | DACRES  | Resolution  | _   | _ | DACREFH/24         |     | CVRCON <cvrr> = 1</cvrr>  |  |  |
|                    |         |   | _   | — | DACREFH/32         | _   | CVRCON <cvrr> = 0</cvrr>  |  |  |
| D316               | DACACC  | Absolute Accuracy <sup>(2)</sup>                            |   | _ | 1/4                | LSB | DACREFH/24,<br>CVRCON <cvrr> = 1</cvrr>                         |  |  |
|                    |         |   |   | _ | 1/2                | LSB | DACREFH/32,<br>CVRCON <cvrr> = 0</cvrr>                         |  |  |

**Note 1:** Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

**2:** These parameters are characterized but not tested.

#### TABLE 30-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

| DC CHARACTERISTICS |                        |                                 | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ |         |      |       |  |
|--------------------|------------------------|---------------------------------|---|---------|------|-------|--|
| Param.<br>No.      | Symbol Characteristics |                                 | Min.  | Typical | Max. | Units | Comments   |
| D321               | Cefc                   | External Filter Capacitor Value | 8   | 10      |      | μF    | Capacitor must be low series<br>resistance (1 ohm). Typical<br>voltage on the VCAP pin is<br>1.8V. |

### TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS

| AC CHARACTERISTICS |        |   | Standard<br>(unless ot<br>Operating | herwise | ture -40°C | $\leq$ Ta $\leq$ + | -85°C fo | r Industrial<br>or V-temp            |
|--------------------|--------|---|-------------------------------------|---------|------------|--------------------|----------|--------------------------------------|
| Param.<br>No.      | Symbol | Characteristi   | cs <sup>(1)</sup>                   | Min.    | Typical    | Max.               | Units    | Conditions                           |
| OS50               | Fplli  | PLL Voltage Controlled<br>Oscillator (VCO) Input<br>Frequency Range |                                     | 3.92    | _          | 5                  | MHz      | ECPLL, HSPLL, XTPLL,<br>FRCPLL modes |
| OS51               | Fsys   | On-Chip VCO System<br>Frequency                                     |                                     | 60      | —          | 120                | MHz      | _                                    |
| OS52               | TLOCK  | PLL Start-up Time (Lock Time)                                       |                                     | _       | _          | 2                  | ms       | —                                    |
| OS53               | DCLK   | CLKO Stability <sup>(2)</sup><br>(Period Jitter or Cumulative)      |                                     | -0.25   | —          | +0.25              | %        | Measured over 100 ms<br>period       |

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 40 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{40}{20}}} = \frac{D_{CLK}}{1.41}$$

# TABLE 30-19: INTERNAL FRC ACCURACY

|   |                 | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp |         |      |       |            |  |  |  |
|---|-----------------|--|---------|------|-------|------------|--|--|--|
| Param.<br>No.                                   | Characteristics |  | Typical | Max. | Units | Conditions |  |  |  |
| Internal FRC Accuracy @ 8.00 MHz <sup>(1)</sup> |                 |  |         |      |       |            |  |  |  |
| F20b  | FRC             | -0.9   |         | +0.9 | %     | _          |  |  |  |

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

#### TABLE 30-20: INTERNAL LPRC ACCURACY

| AC CHARACTERISTICS            |                                 | (unless | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$ |      |         |            |  |  |  |  |
|-------------------------------|---------------------------------|---------|---|------|---------|------------|--|--|--|--|
| Param.<br>No. Characteristics |                                 | Min.    | Typical   | Max. | Units   | Conditions |  |  |  |  |
| LPRC @                        | LPRC @ 31.25 kHz <sup>(1)</sup> |         |   |      |         |            |  |  |  |  |
| F21                           | LPRC                            | -15     | —   | +15  | +15 % — |            |  |  |  |  |

**Note 1:** Change of LPRC frequency as VDD changes.

| AC CHARACTERISTICS                       |           |  | $\begin{array}{l} \mbox{Standard Operating Conditions (see Note 4): 2.5V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$ |                        |         |       |   |  |  |
|--|-----------|--|--|------------------------|---------|-------|---|--|--|
| Param.<br>No.                            | Symbol    | Characteristics  | Min.   | Typical <sup>(1)</sup> | Max.    | Units | Conditions  |  |  |
| Clock P                                  | arameters | S  | •  | •                      |         |       | ·   |  |  |
| AD50 TAD ADC Clock Period <sup>(2)</sup> |           |  | 65   | _                      | —       | ns    | See Table 30-35   |  |  |
| Convers                                  | sion Rate |  |  |                        |         |       | ·   |  |  |
| AD55                                     | TCONV     | Conversion Time  | _  | 12 Tad                 | —       | _     | —   |  |  |
| AD56 FCNV                                | FCNV      | 5  | _  | —                      | 1000    | ksps  | AVDD = 3.0V to 3.6V                                       |  |  |
|  |           | (Sampling Speed)   | —  | —                      | 400     | ksps  | AVDD = 2.5V to 3.6V                                       |  |  |
| AD57                                     | TSAMP     | Sample Time  | 1 Tad  | —                      | —       | —     | TSAMP must be $\geq$ 132 ns                               |  |  |
| Timing                                   | Paramete  | rs   |  |                        |         |       |   |  |  |
| AD60                                     | TPCS      | Conversion Start from Sample<br>Trigger <sup>(3)</sup>               | _  | 1.0 Tad                |         | _     | Auto-Convert Trigger<br>(SSRC<2:0> = 111)<br>not selected |  |  |
| AD61                                     | TPSS      | Sample Start from Setting<br>Sample (SAMP) bit                       | 0.5 Tad  | —                      | 1.5 Tad | _     | —   |  |  |
| AD62                                     | TCSS      | Conversion Completion to<br>Sample Start (ASAM = 1) <sup>(3)</sup>   | —  | 0.5 Tad                | —       |       | _   |  |  |
| AD63                                     | TDPU      | Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(3)</sup> | _  | _                      | 2       | μS    | —   |  |  |

# TABLE 30-36: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

**3:** Characterized by design but not tested.

**4:** The ADC module is functional at VBORMIN < VDD < 2.5V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

# 31.0 50 MHz ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX1XX/2XX 28/36/44-pin Family electrical characteristics for devices operating at 50 MHz.

The specifications for 50 MHz are identical to those shown in **Section 30.0** "Electrical Characteristics", with the exception of the parameters listed in this chapter.

Parameters in this chapter begin with the letter "M", which denotes 50 MHz operation. For example, parameter DC29a in **Section 30.0** "**Electrical Characteristics**", is the up to 40 MHz operation equivalent for MDC29a.

Absolute maximum ratings for the PIC32MX1XX/2XX 28/36/44-pin Family 50 MHz devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

# Absolute Maximum Ratings

#### (See Note 1)


| Ambient temperature under bias  | 40°C to +85°C            |
|---|--------------------------|
| Storage temperature   | 65°C to +150°C           |
| Voltage on VDD with respect to Vss  | -0.3V to +4.0V           |
| Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)        | 0.3V to (VDD + 0.3V)     |
| Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 2.3V$ (Note 3) | -0.3V to +5.5V           |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)     | 0.3V to +3.6V            |
| Voltage on D+ or D- pin with respect to VUSB3V3                                 | 0.3V to (VUSB3V3 + 0.3V) |
| Voltage on VBUS with respect to VSS   | -0.3V to +5.5V           |
| Maximum current out of Vss pin(s)   |                          |
| Maximum current into VDD pin(s) (Note 2)  |                          |
| Maximum output current sunk by any I/O pin                                      |                          |
| Maximum output current sourced by any I/O pin                                   | 15 mA                    |
| Maximum current sunk by all ports   |                          |
| Maximum current sourced by all ports (Note 2)                                   | 200 mA                   |

**Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
- 3: See the "Pin Diagrams" section for the 5V tolerant pins.

# 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units            |           |           | MILLIMETERS |  |  |  |  |
|--------------------------|------------------|-----------|-----------|-------------|--|--|--|--|
| Dime                     | Dimension Limits |           |           | MAX         |  |  |  |  |
| Number of Leads          | N                |           |           |             |  |  |  |  |
| Lead Pitch               | е                |           | 0.80 BSC  |             |  |  |  |  |
| Overall Height           | А                | _         | -         | 1.20        |  |  |  |  |
| Molded Package Thickness | A2               | 0.95      | 1.00      | 1.05        |  |  |  |  |
| Standoff                 | A1               | 0.05      | -         | 0.15        |  |  |  |  |
| Foot Length              | L                | 0.45      | 0.60      | 0.75        |  |  |  |  |
| Footprint                | L1               | 1.00 REF  |           |             |  |  |  |  |
| Foot Angle               | φ                | 0°        | 3.5°      | 7°          |  |  |  |  |
| Overall Width            | E                |           | 12.00 BSC |             |  |  |  |  |
| Overall Length           | D                | 12.00 BSC |           |             |  |  |  |  |
| Molded Package Width     | E1               | 10.00 BSC |           |             |  |  |  |  |
| Molded Package Length    | D1               | 10.00 BSC |           |             |  |  |  |  |
| Lead Thickness           | С                | 0.09      | -         | 0.20        |  |  |  |  |
| Lead Width               | b                | 0.30      | 0.37      | 0.45        |  |  |  |  |
| Mold Draft Angle Top     | α                | 11°       | 12°       | 13°         |  |  |  |  |
| Mold Draft Angle Bottom  | β                | 11°       | 12°       | 13°         |  |  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B