

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx130f256d-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams

TABLE 3: **PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES**

28	28-PIN SOIC, SPDIP, SSOP (TOP VIEW) ^(1,2,3)								
	1 SSOF	2	28	1 SC	DIC	28	1 S	PDIP	28
	PIC32MX110F016B PIC32MX120F032B PIC32MX130F064B PIC32MX130F256B PIC32MX150F128B PIC32MX170F256B								
Pin #	Full Pin Name		Pin #			Full Pin	Name		
1	MCLR		15	PGEC3/RPB	6/PMD6/R	RB6			
2	VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0		16	TDI/RPB7/C	ED3/PMD	05/INT0/R	B7		
3	VREF-/CVREF-/AN1/RPA1/CTED2/RA1		17	TCK/RPB8/S	CL1/CTE	D10/PMD4	4/RB8		
4	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0		18	TDO/RPB9/S	DA1/CTE	D4/PMD3	/RB9		
5	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1		19	Vss					
6	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2		20	VCAP					
7			24						
	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3		21	PGED2/RPB	10/CTED1	1/PMD2/F	RB10		
8	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss		21	PGED2/RPB PGEC2/TMS	10/CTED1 /RPB11/PI	11/PMD2/F MD1/RB1	RB10 1		
8 9	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2		21 22 23	PGED2/RPB PGEC2/TMS AN12/PMD0/	10/CTED1 /RPB11/PI RB12	11/PMD2/F MD1/RB1 [,]	RB10 1		
8 9 10	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3		21 22 23 24	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13	10/CTED1 /RPB11/Pl RB12 /CTPLS/P	11/PMD2/F MD1/RB1 [,] PMRD/RB1	RB10 1 13		
8 9 10 11	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4		21 22 23 24 25	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13 CVREFOUT/AI	10/CTED1 /RPB11/PI /RB12 /CTPLS/P N10/C3INE	I1/PMD2/F MD1/RB1 MRD/RB1 B/RPB14/S	RB10 1 13 SCK1/CTE	D5/PMW	R/RB14
8 9 10 11 12	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4 SOSCO/RPA4/T1CK/CTED9/PMA1/RA4		21 22 23 24 25 26	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13 CVREFOUT/AI AN9/C3INA/F	10/CTED1 /RPB11/PI RB12 /CTPLS/P N10/C3INE RPB15/SC	I1/PMD2/F MD1/RB1 PMRD/RB1 B/RPB14/S K2/CTED	RB10 1 13 SCK1/CTE 6/PMCS1/	D5/PMW RB15	R/RB14
8 9 10 11 12 13	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4 SOSCO/RPA4/T1CK/CTED9/PMA1/RA4 VDD		21 22 23 24 25 26 27	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13 CVREFOUT/AI AN9/C3INA/F AVSS	10/CTED1 /RPB11/PI RB12 /CTPLS/P N10/C3INE RPB15/SC	I1/PMD2/F MD1/RB1 PMRD/RB1 B/RPB14/S K2/CTED	RB10 1 13 SCK1/CTE 6/PMCS1/	ED5/PMW RB15	R/RB14

1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

Shaded pins are 5V tolerant. 3:

TABLE 10: PIN NAMES FOR 44-PIN USB DEVICES

44-PIN QFN (TOP VIEW)^(1,2,3,5)

PIC32MX210F016D PIC32MX220F032D PIC32MX230F064D PIC32MX230F256D PIC32MX250F128D PIC32MX270F256D

			44 1
Pin #	Full Pin Name	Pin #	Full Pin Name
1	RPB9/SDA1/CTED4/PMD3/RB9	23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
2	RPC6/PMA1/RC6	24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
3	RPC7/PMA0/RC7	25	AN6/RPC0/RC0
4	RPC8/PMA5/RC8	26	AN7/RPC1/RC1
5	RPC9/CTED7/PMA6/RC9	27	AN8/RPC2/PMA2/RC2
6	Vss	28	VDD
7	VCAP	29	Vss
8	PGED2/RPB10/D+/CTED11/RB10	30	OSC1/CLKI/RPA2/RA2
9	PGEC2/RPB11/D-/RB11	31	OSC2/CLKO/RPA3/RA3
10	VUSB3V3	32	TDO/RPA8/PMA8/RA8
11	AN11/RPB13/CTPLS/PMRD/RB13	33	SOSCI/RPB4/RB4
12	PGED4/TMS/PMA10/RA10	34	SOSCO/RPA4/T1CK/CTED9/RA4
13	PGEC4/TCK/CTED8/PMA7/RA7	35	TDI/RPA9/PMA9/RA9
14	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14	36	AN12/RPC3/RC3
15	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15	37	RPC4/PMA4/RC4
16	AVss	38	RPC5/PMA3/RC5
17	AVdd	39	Vss
18	MCLR	40	VDD
19	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	41	RPB5/USBID/RB5
20	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	42	VBUS
21	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	43	RPB7/CTED3/PMD5/INT0/RB7
22	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	44	RPB8/SCL1/CTED10/PMD4/RB8

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: This pin function is not available on PIC32MX110F016D and PIC32MX120F032D devices.

5: Shaded pins are 5V tolerant.

2.8.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32_OSC2_Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION



The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.
- Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.8.1.1 Additional Microchip References

- AN588 "PICmicro[®] Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849 "Basic PICmicro[®] Oscillator Design"



NOTES:



FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX130/230 DEVICES (16 KB RAM, 256 KB FLASH)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
00.40	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—		_	_	_	_	_	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_			TUN<	5:0> (1)		

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-6 Unimplemented: Read as '0'

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP

Sec by 22 Sec by 22 Sec by 23 Sec by 24/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 0000 0CH0C0N 31:16 - <td< th=""><th>ess</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>its</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	ess										В	its								
386 DCHOCON 3116 - 3000 D	Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000 CHRUCY - 3000DD </td <td>2060</td> <td></td> <td>31:16</td> <td>—</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>0000</td>	2060		31:16	—	_	—	_	_	—	_	_	—	—	—	_	_	_	_	_	0000
3070 CHOECN 31.16 - - - - - CHAIRS 7.0* -	3000	DCHUCON	15:0	CHBUSY	_	-			_	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
BOTO CONCECT 15.0 CHIRCOTOR CHORCOT PATEN SIRGEN ARGEN -<	3070		31:16	—	_	—	—	—	—	—	—		-	-	CHAIR	Q<7:0>				00FF
3080 DCH0IM 31:16 - - - - CHSDIE CHBDIE CHDDIE CHBDIE	3070	Denieleon	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
0000 000000000000000000000000000000000000	3080	080 DCHOINT 31:		—	—		—	_		—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
309 DCH0SA 31:16 15:0 CHSA<31:0> 0 30040 DCH0DSA 31:16 15:0 CHDSA<31:0> 0 3080 DCH0SSI2 31:16 15:0 -	0000	Donoin	15:0	—	—	—	—	—		—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
000 0000001 15.0 0000001 0000001 0000001 00000000 000000000 000000000 0000000000 00000000000 000000000000000000 000000000000000000000000000000000000	3090		31:16								CHSSA	\<31·0>								0000
30A0 DCH0SN 31:16 - <	0000	Donooon	15:0								01100/	1.05								0000
3080 DCH0581Z 31:16	3040		31:16		CHDSA<31:0>															
3080 DCH0SIZ 31:16 -	00/10	BOINDBOIL	15:0													-			-	0000
CHORE 15.0 CHORE 15.0 3000 DCHORSTR 31.16 - - - - - - - - - 0 3000 DCHORSTR 31.16 -	30B0	DCH0SSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
30C0 DCH0DSIZ 31:16 -	0000	DONOCOL	15:0		CHSSIZ<15:0> 0							0000								
CHOSIZ-15:0> 3000 DCHOSPTR 15:0	3000	DCHODSIZ	31:16	11:16 <u> </u>							—	0000								
3000 DCHOSPTR 31:16 -	0000	DONODOIL	15:0	CHDSIZ<15:0> C							0000									
3000 DCH0DPTR 15.0 CHSPTR 0	3000	DCHOSPTR	31:16	δ_{1} - $ $ - -							—	0000								
30E0 CH0DPTR 31:16 -	0000	Bonoor III	15:0								CHSPT	R<15:0>				-			-	0000
0000 000000000000000000000000000000000000	30E0		31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
30F0 DCH0CSIZ 31:16 - 0 0 0 0 0 0 10 0 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <th10< th=""> <th10< th=""> 10</th10<></th10<>	0020	BOHODI III	15:0								CHDPT	R<15:0>				-			-	0000
15:0 CHCSIZ<15:0> 0 3100 DCH0CPTR 31:16 - - - - - - - - - - - 0 3110 DCH0CPTR 31:16 - 0 0 3110 DCH0DAT 31:16 - - - - - - - - - - 0 3120 DCH1CON 31:16 - - - - - - - - - - 0 3130 DCH1ECN 31:16 - - - - - - - - - - 0 </td <td>30E0</td> <td>DCH0CSIZ</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>0000</td>	30E0	DCH0CSIZ	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3100 DCH0CPTR 31:16 -	001 0	DOLIGOOIS	15:0								CHCSI	Z<15:0>				-	-		-	0000
15:0 CHCPTR<15:0> 0 3110 DCH0DAT 31:16 - - - - - - - - - - - 0 3110 DCH0DAT 31:16 - 0 0 3120 DCH1CON 31:16 -	3100	DCH0CPTR	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3110 DCH0DAT ^{31:16}	0100	Borioor III	15:0								CHCPT	R<15:0>				-			-	0000
Original 15:0 - - - - - - - - CHPDAT<7:0> 0 3120 DCH1CON 31:16 -	3110	DCH0DAT	31:16	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	0000
3120 DCH1CON 31:16 0 3120 DCH1CON 15:0 CHBUSY 0 3130 DCH1ECON 31:16 CHCHNS CHAED CHAED CHAEN CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 CFORCE CABORT PATEN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN <t< td=""><td>00</td><td>50110571</td><td>15:0</td><td>_</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td></td><td></td><td></td><td>CHPDA</td><td>AT<7:0></td><td></td><td></td><td></td><td>0000</td></t<>	00	50110571	15:0	_	—	—	—	_	—	—	—				CHPDA	AT<7:0>				0000
15:0 CHBUSY - - - - - - CHCHNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 - - - - - - - 0 3130 DCH1ECON 31:16 - - - - - CHORNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3140 DCH1INT 31:16 - CH3DIE CHDDIE CHDDIE CHDIE CH2CIF CH2CIF CH2CIF CH2CIF CH2CIF 0 0 0	3120	DCH1CON	31:16	—	—	—	—	-	—	—	-	—	—	—	—	—	—	—	—	0000
3130 DCH1ECON 31:16 - - - - - - - - - - - - - 0 3130 DCH1ECON 15:0 -	0.20	20110011	15:0	CHBUSY	—	—	—	_	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN — #	3130	DCH1ECON	31:16	—	—	—	—	—	—	—	—		I	I	CHAIR	Q<7:0>				00FF
3140 DCH1INT ^{31:16}			15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		—		FF00
15:0 - - - - - - CHERIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0 3150 DCH1SSA 31:16 CHSSA<31:0> 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3140	DCH1INT	31:16	—	—	—	—	-	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3150 DCH1SSA 31:16 15:0 CHSSA<31:0> 0 3160 DCH1DSA 31:16 17:0 CHDSA<31:0> 0	00	50	15:0	_	—	—	—	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
Other 15:0 Other 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3150	DCH1SSA	31:16								CHSSA	A<31.0>								0000
3160 DCH1DSA 31:16 CHDSA<31:0>	5100	201100/(15:0								01100/									0000
	3160	DCH1DSA	31:16								CHDS4	A<31.0>								0000
0	5100	201120/(15:0								01100/									0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0							
31.24	—	—	—	—	—	—	—	—	
22:16	U-0	U-0							
23.10	—	—	—	—	—	—	—	—	
15.0	U-0	U-0							
15.0	—	—	—	—	—	—	—	—	
	R/WC-0, HS	R/WC-0, HS							
7:0	BISEE						CRC5EF ⁽⁴⁾	DIDEE	
	DIGLI	DIVIALI				GINGTOLI	EOFEF ^(3,5)		

REGISTER 10-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	= Write '1' to clear HS = Hardware Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

- bit 31-8 Unimplemented: Read as '0'
- bit 7 BTSEF: Bit Stuff Error Flag bit
 - 1 = Packet rejected due to bit stuff error
 - 0 = Packet accepted
- bit 6 BMXEF: Bus Matrix Error Flag bit
 - 1 = The base address, of the Buffer Descriptor Table, or the address of an individual buffer pointed to by a Buffer Descriptor Table entry, is invalid.
 - 0 = No address error
- bit 5 DMAEF: DMA Error Flag bit⁽¹⁾
 - 1 = USB DMA error condition detected
 - 0 = No DMA error
- bit 4 BTOEF: Bus Turnaround Time-Out Error Flag bit⁽²⁾
 - 1 = Bus turnaround time-out has occurred
 - 0 = No bus turnaround time-out
- bit 3 **DFN8EF:** Data Field Size Error Flag bit
 - 1 = Data field received is not an integral number of bytes
 - 0 = Data field received is an integral number of bytes
- bit 2 CRC16EF: CRC16 Failure Flag bit
 - 1 = Data packet rejected due to CRC16 error
 - 0 = Data packet accepted
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	LSPDEN			D	EVADDR<6:0)>		

REGISTER 10-12: U1ADDR: USB ADDRESS REGISTER

Legend:

•						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low-Speed Enable Indicator bit

1 = Next token command to be executed at Low-Speed

0 = Next token command to be executed at Full-Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	—	—	—	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	_	—	—	—	—	—	_	—
15:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—		—
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0				FRML	<7:0>			

REGISTER 10-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Legend:					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

REGISTER 19-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 5	 ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55); cleared by hardware upon completion 0 = Baud rate measurement disabled or completed
bit 4	RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit 1 = High-Speed mode – 4x baud clock enabled 0 = Standard Speed mode – 16x baud clock enabled
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Selection bit 1 = 2 Stop bits 0 = 1 Stop bit

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

NOTES:

21.1 RTCC Control Registers

TABLE 21-1: RTCC REGISTER MAP

Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range		Bits															
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	RTCCON	31:16	—		—	—		— — CAL<9:0>							0000				
	RICCON	15:0	ON	_	SIDL	_	_	—	_	_	RTSECSEL	RTCCLKON	_	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0010	RTCALRM	31:16	—	_	—	—	-	_	—	-	—	—	_	—	—	—	—	—	0000
0210		15:0	ALRMEN	CHIME	PIV	ALRMSYNC	AMASK<3:0>			ARPT<7:0>					0000				
0220	RTCTIME	31:16	—		HR1	0<1:0>	HR01<3:0>				—	MIN10<2:0>			MIN01<3:0>				xxxx
0220		15:0	—		SEC10<2:	0>	SEC01<3:0>			—	_		—	-	—	-	—	xx00	
	RTCDATE	31:16		YEAR	10<3:0>		YEAR01<3:0>				_	-	_	MONTH10		MONTH	01<3:0>		xxxx
0230		15:0	—	_	DAY	10<1:0>		DAY01<3:0>			_	_	_	—	_	W	DAY01<2:0	>	xx00
0040		31:16	_	-	HR1	0<1:0>		HR01	1<3:0>		—	MIN10<2:0>		MIN01<3:0>				xxxx	
0240	ALRIVITIME	15:0	_		SEC10<2:	0>		SEC07	1<3:0>		—	-	_	_	—	_		xx00	
0250	ALRMDATE	31:16	_	_	—	_	_	_	_	_	_	-	_	MONTH10		MONTH	01<3:0>		00xx
		15:0	DAY10<3:0>			DAY01<3:0>				—	_	_	—	—	W	DAY01<2:0	>	xx0x	

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER (CONTINUED)

- bit 5-4 **Unimplemented:** Read as '0'
- bit 3 RTCWREN: RTC Value Registers Write Enable bit⁽⁴⁾
 - 1 = RTC Value registers can be written to by the user
 - 0 = RTC Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: RTCC Value Registers Read Synchronization bit
 - 1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid data read
 If the register is read twice and results in the same data, the data can be assumed to be valid
 - 0 = RTC Value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit⁽⁵⁾
 - 1 = Second half period of a second
 - 0 = First half period of a second
- bit 0 **RTCOE:** RTCC Output Enable bit
 - 1 = RTCC clock output enabled clock presented onto an I/O
 - 0 = RTCC clock output disabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
 - 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **3:** Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
 - 4: The RTCWREN bit can be set only when the write sequence is enabled.
 - 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24		YEAR1	0<3:0>		YEAR01<3:0>						
00.40	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	—	—	—	MONTH10	MONTH01<3:0>						
45.0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	—	—	DAY1	0<1:0>	DAY01<3:0>						
7.0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
7:0	—	_	—	—	—	WDAY01<2:0>					
	•										
Legend:											
R = Read	lable bit		W = Writable	U = Unimplemented bit, read as '0'							
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is cleared x = Bit is unknown						

REGISTER 21-4: RTCDATE: RTC DATE VALUE REGISTER

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10s place digit; contains a value from 0 to 9

bit 27-24 **YEAR01<3:0>:** Binary-Coded Decimal Value of Years bits, 1s place digit; contains a value from 0 to 9 bit 23-21 **Unimplemented:** Read as '0'

bit 20 **MONTH10:** Binary-Coded Decimal Value of Months bits, 10s place digit; contains a value of 0 or 1

bit 19-16 **MONTH01<3:0>:** Binary-Coded Decimal Value of Months bits, 1s place digit; contains a value from 0 to 9 bit 15-14 **Unimplemented:** Read as '0'

bit 13-12 DAY10<1:0>: Binary-Coded Decimal Value of Days bits, 10s place digit; contains a value of 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1s place digit; contains a value from 0 to 9

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 WDAY01<2:0>: Binary-Coded Decimal Value of Weekdays bits; contains a value from 0 to 6

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) bit 24 EDG1STAT: Edge1 Status bit Indicates the status of Edge1 and can be written to control edge source 1 = Edge1 has occurred 0 = Edge1 has not occurred EDG2MOD: Edge2 Edge Sampling Select bit bit 23 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 EDG2POL: Edge 2 Polarity Select bit 1 = Edge2 programmed for a positive edge response 0 = Edge2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = C3OUT pin is selected 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected 0010 = CTED2 pin is selected 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected bit 17-16 Unimplemented: Read as '0' bit 15 **ON:** ON Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' bit 13 CTMUSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when the device enters Idle mode 0 = Continue module operation when the device enters Idle mode TGEN: Time Generation Enable bit⁽¹⁾ bit 12 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

NOTES:







NOTES:

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2