

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx130f256d-v-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to documents listed in the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

BLOCK DIAGRAM

This document contains device-specific information for PIC32MX1XX/2XX 28/36/44-pin Family devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX1XX/2XX 28/36/44-pin Family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.




FIGURE 1-1:

		Pin Nu	mber ⁽¹⁾			-					
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description				
RC0	—	—	3	25	I/O	ST	PORTC is a bidirectional I/O port				
RC1	—	—	4	26	I/O	ST					
RC2	—	—	_	27	I/O	ST					
RC3	—	—	11	36	I/O	ST	_				
RC4	—	—	_	37	I/O	ST	_				
RC5	—			38	I/O	ST	_				
RC6		—	_	2	I/O	ST	_				
RC7	—		—	3	I/O	ST	4				
RC8	—	—	—	4	I/O	ST	_				
RC9		- 40	20	5	I/O	ST	Time and an element all all in must				
T1CK T2CK	9 PPS	12	10	34		ST	Timer1 external clock input				
T3CK	PPS PPS	PPS PPS	PPS PPS	PPS PPS		ST ST	Timer2 external clock input Timer3 external clock input				
T4CK	PPS	PPS	PPS	PPS	1	ST	Timer4 external clock input				
T5CK	PPS	PPS	PPS	PPS		ST	Timer5 external clock input				
	PPS	PPS	PPS	PPS		ST	UART1 clear to send				
U1RTS	PPS	PPS	PPS	PPS		51					
U1RX	PPS PPS	PPS PPS	PPS PPS	PPS PPS	0	ST	UART1 ready to send UART1 receive				
U1TX	PPS	PPS	PPS	PPS	-						
					0		UART1 transmit				
U2CTS	PPS	PPS	PPS	PPS	I	ST	UART2 clear to send				
U2RTS	PPS	PPS	PPS	PPS	0		UART2 ready to send				
U2RX	PPS	PPS	PPS	PPS	I	ST	UART2 receive				
U2TX	PPS	PPS	PPS	PPS	0		UART2 transmit				
SCK1	22	25	28	14	I/O	ST	Synchronous serial clock input/output for SPI1				
SDI1	PPS	PPS	PPS	PPS	I	ST	SPI1 data in				
SDO1	PPS	PPS	PPS	PPS	0	_	SPI1 data out				
SS1	PPS	PPS	PPS	PPS	I/O	ST	SPI1 slave synchronization or frame pulse I/O				
SCK2	23	26	29	15	I/O	ST	Synchronous serial clock input/output for SPI2				
SDI2	PPS	PPS	PPS	PPS		ST	SPI2 data in				
SDO2	PPS	PPS	PPS	PPS	0	_	SPI2 data out				
SS2	PPS	PPS	PPS	PPS	I/O	ST	SPI2 slave synchronization or frame pulse I/O				
SCL1	14	17	18	44	I/O	ST	Synchronous serial clock input/output for I2C1				
	ST = Schm TTL = TTL	MOS compa itt Trigger in input buffer	put with CN	MOS levels		O = Outp PPS = P	Analog input P = Power				

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

		OUT I/O D Pin Nui				Í				
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description			
PMA0	7	10	8	3	I/O	TTL/ST	Parallel Master Port Address bit 0 input (Buffered Slave modes) and output (Master modes)			
PMA1	9	12	10	2	I/O	TTL/ST	Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes)			
PMA2		_		27	0	—	Parallel Master Port address			
PMA3		_	_	38	0	_	(Demultiplexed Master modes)			
PMA4		_	_	37	0	_	7			
PMA5		_	_	4	0	_				
PMA6		_	_	5	0	_	-			
PMA7		_	_	13	0	_	-			
PMA8		_	_	32	0	_	-			
PMA9		_	_	35	0	_	-			
PMA10			_	12	0		-			
PMCS1	23	26	29	15	0		Parallel Master Port Chip Select 1 strob			
	20 ⁽²⁾	23 ⁽²⁾	26 ⁽²⁾	10 ⁽²⁾	-		Parallel Master Port data (Demultiplexed			
PMD0	1 ⁽³⁾	 4 ⁽³⁾	35 ⁽³⁾	21 ⁽³⁾	I/O	TTL/ST	Master mode) or address/data			
	19(2)	22(2)	25(2)	<u>9</u> (2)			(Multiplexed Master modes)			
PMD1	2(3)	5 ⁽³⁾	36 ⁽³⁾	22 ⁽³⁾	I/O	TTL/ST				
	18(2)	21 ⁽²⁾	24 ⁽²⁾	8 ⁽²⁾			-			
PMD2	<u></u>	6 ⁽³⁾	1 ⁽³⁾	23(3)	I/O	TTL/ST				
PMD3	15	18	19	1	I/O	TTL/ST	-			
PMD4	10	10	18	44	1/O	TTL/ST	-			
PMD5	13	16	17	43	I/O	TTL/ST	-			
PMD5 PMD6	12 ⁽²⁾	15 ⁽²⁾	16 ⁽²⁾	43 42 ⁽²⁾	1/0	111/31	-			
FIVIDO	28(3)	3(3)	34 (3)	20(3)	I/O	TTL/ST				
PMD7	<u>11(2)</u>	14(2)	15 ⁽²⁾	41 ⁽²⁾			-			
PINDI	27 ⁽³⁾	2 ⁽³⁾	33(3)	19 ⁽³⁾	I/O	TTL/ST				
PMRD	2/07	24	27	19(1)	0		Derellel Meeter Pert read stroke			
PINIRD	21 22 ⁽²⁾	24 25 ⁽²⁾	27 28 ⁽²⁾	14 ⁽²⁾	0		Parallel Master Port read strobe			
PMWR	<u></u> 4 ⁽³⁾	25 ⁽²⁾ 7 ⁽³⁾	28 ⁽⁻⁾ 2 ⁽³⁾	24 ⁽³⁾	0	—	Parallel Master Port write strobe			
VBUS	12(3)	15 ⁽³⁾	16 ⁽³⁾	42(3)		Analog	USB bus power monitor			
VBUS VUSB3V3	20 ⁽³⁾	23 ⁽³⁾	26 ⁽³⁾	10 ⁽³⁾	P	Analog	USB internal transceiver supply. This pin			
VUSBSVS	20.7	23.7	20.7	10.7	Г	_	must be connected to VDD.			
VBUSON	22 ⁽³⁾	25 ⁽³⁾	28 ⁽³⁾	14 ⁽³⁾	0	_	USB Host and OTG bus power control output			
D+	18 ⁽³⁾	21 ⁽³⁾	24 ⁽³⁾	8 ⁽³⁾	I/O	Analog	USB D+			
– D-	19(3)	22 ⁽³⁾	25 ⁽³⁾	9 ⁽³⁾	I/O	Analog	USB D-			
Legend: C	CMOS = CI ST = Schm	MOS compa itt Trigger in input buffer	atible input	or output		Analog = O = Outp	Analog input P = Power			

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

		Pin Nu	mber ⁽¹⁾						
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description		
MCLR	26	1	32	18	I/P	ST	Master Clear (Reset) input. This pin is a active-low Reset to the device.		
AVDD	25	28	31	17	Р	_	Positive supply for analog modules. This pin must be connected at all times.		
AVss	24	27	30	16	Р	—	Ground reference for analog modules		
Vdd	10	13	5, 13, 14, 23	28, 40	Р	_	Positive supply for peripheral logic and I/O pins		
VCAP	17	20	22	7	Р	—	CPU logic filter capacitor connection		
Vss	5, 16	8, 19	6, 12, 21	6, 29, 39	Р	_	Ground reference for logic and I/O pins. This pin must be connected at all times.		
VREF+	27	2	33	19	I	Analog	Analog voltage reference (high) input		
VREF-	28	3	34	20	I	Analog	Analog voltage reference (low) input		
Legend:	CMOS = CM ST = Schmi		•			Analog = O = Outp	Analog input P = Power ut I = Input		

TADI E 4 4. DINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

. , .
P = Powe
l = Input
— = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

TABLE 3-3: MIPS32[®] M4K[®] PROCESSOR CORE EXCEPTION TYPES

3.3 Power Management

The MIPS M4K processor core offers many power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or Halting the clocks, which reduces system power consumption during Idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 26.0 "Power-Saving Features".

3.4 EJTAG Debug Support

The MIPS M4K processor core provides an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the M4K core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.




FIGURE 4-4: MEMORY MAP ON RESET FOR PIC32MX150/250 DEVICES (32 KB RAM, 128 KB FLASH)

2: The size of this memory region is programmable (see Section 3. "Memory Organization" (DS60001115) in the "*PIC32 Family Reference Manual*") and can be changed by initialization code provided by end-user development tools (refer to the specific development tool documentation for information).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	_	—	—		—	—			
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
23:16	_	—	_	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS			
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	—	—	—	-	—	_		—			
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1			
7:0	- BMX WSDRM						BMXARB<2:0>				

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Legend:

5		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-21 Unimplemented: Read as '0'

	Ommplemented. Read as 0
bit 20	BMXERRIXI: Enable Bus Error from IXI bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus 0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus
bit 19	BMXERRICD: Enable Bus Error from ICD Debug Unit bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from ICD 0 = Disable bus error exceptions for unmapped address accesses initiated from ICD
bit 18	BMXERRDMA: Bus Error from DMA bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from DMA 0 = Disable bus error exceptions for unmapped address accesses initiated from DMA
bit 17	BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
	 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access
bit 16	BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode)
	 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access
bit 15-7	Unimplemented: Read as '0'
bit 6	BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
	 1 = Data RAM accesses from CPU have one wait state for address setup 0 = Data RAM accesses from CPU have zero wait states for address setup
bit 5-3	Unimplemented: Read as '0'
bit 2-0	BMXARB<2:0>: Bus Matrix Arbitration Mode bits
	111 = Reserved (using these Configuration modes will produce undefined behavior)
	•
	•
	011 = Reserved (using these Configuration modes will produce undefined behavior)010 = Arbitration Mode 2
	001 = Arbitration Mode 1 (default) 000 = Arbitration Mode 0

5.1 Flash Controller Control Registers

TABLE 5-1: FLASH CONTROLLER REGISTER MAP

ess		0				Bits										6			
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F400	NVMCON ⁽¹⁾	31:16	—	—	-	—	—	—	_	-	—	_	—	_	—	—	-	-	0000
F400		15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	_		—		—	—	—		NVMO	P<3:0>		0000
F410	NVMKEY	31:16								NVMKEY	<31·0>								0000
1410		15:0		0 NVINCE 1 51.02											0000				
F420	NVMADDR ⁽¹⁾	31:16								NVMADD	P<31.0>								0000
1 420	NVINADDR	15:0								NVINADD	N~51.02								0000
F430	NVMDATA	31:16								NVMDAT	N~31·0>								0000
1 430		15:0																	0000
E440	NVMSRCADDR	31:16							N										0000
1 440	NVINGRCADDR	15:0	NVMSRCADDR<31:0>							0000									

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

					-			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
U-0		U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	—		_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	-	—	_	_	_
15:8	U-0	U-0 U-0		U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	-	—	_	_	_
	R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	JSTATE	SE0	PKTDIS ⁽⁴⁾	USBRST	HOSTEN ⁽²⁾	RESUME ⁽³⁾	PPBRST	USBEN ⁽⁴⁾
	JUNATE	320	TOKBUSY ^(1,5)	USBROI	TIOSTEIN /	RESUMENT	FFDROI	SOFEN ⁽⁵⁾

REGISTER 10-11: U1CON: USB CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

- bit 7 **JSTATE:** Live Differential Receiver JSTATE flag bit 1 = JSTATE was detected on the USB
 - 0 = No JSTATE was detected on the
- bit 6 **SE0:** Live Single-Ended Zero flag bit 1 = Single-Ended Zero was detected on the USB
 - 0 = No Single-Ended Zero was detected
- bit 5 **PKTDIS:** Packet Transfer Disable bit⁽⁴⁾
 - 1 = Token and packet processing is disabled (set upon SETUP token received)
 - 0 = Token and packet processing is enabled
 - TOKBUSY: Token Busy Indicator bit^(1,5)
 - 1 = Token is being executed by the USB module
 - 0 = No token is being executed

bit 4 USBRST: Module Reset bit⁽⁵⁾

- 1 = USB reset generated
- 0 = USB reset terminated
- bit 3 HOSTEN: Host Mode Enable bit⁽²⁾
 - 1 = USB host capability is enabled
 - 0 = USB host capability is disabled
- bit 2 RESUME: RESUME Signaling Enable bit⁽³⁾
 - 1 = RESUME signaling is activated
 - 0 = RESUME signaling is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 10-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a Low-Speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	—	-	—	-	—	—	—		
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	-	_		—	-			—		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.0	_	—	_	—	-	—	—	—		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				BDTPTR	H<23:16>					

REGISTER 10-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRH<23:16>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 23 through 16 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

REGIOT	EGISTER 10-19. OTBUTTS: OSB BUTTER DESCRIPTOR TABLE FAGE S REGISTER										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—			_		—				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_						_				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15.0	—	_					—	-			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				BDTPTR	U<31:24>						

REGISTER 10-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRU<31:24>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 31 through 24 of the Buffer Descriptor Table base address, defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned. NOTES:

20.1 PMP Control Registers

TABLE 20-1: PARALLEL MASTER PORT REGISTER MAP

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	—	—	-	_			-	_	—	—	—			—	—	_	0000
7000	FINCON	15:0	ON	_	SIDL	ADRML	IX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF∙	<1:0>	ALP		CS1P	_	WRSP	RDSP	0000
7010	PMMODE	31:16	—	_	-	_	_		_	_	—	_	—		-	_	—	_	0000
7010	FININODE	15:0	BUSY	IRQM	<1:0>	INCM	<1:0>	- MODE<1:0> WAITB<1:0> WAITM<3:0> WAITE<1:0>				<1:0>	0000						
		31:16	_	—	—	_	—	_	—	_	_	_	_	—	—	_	_	—	0000
7020	PMADDR	15:0	_	CS1 ADDR14	_	_	_					/	ADDR<10:0	>					0000
7030	PMDOUT	31:16 15:0								DATAOU	T<31:0>								0000
7040	PMDIN	31:16 15:0								DATAIN	<31:0>								0000
7050		31:16	_	_		_	-		-	_	_	_	—			_	_		0000
7050	PMAEN	15:0	_	PTEN14	_	PTEN<10:0>							0000						
7060	PMSTAT	31:16		—	_		_	_	—	_			—	_	—		—	_	0000
1000	FINISTAT	15:0	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E	008F

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time. Following are some of the key features of this module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: day, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap vear correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
31:24	—		_	_	—	— CAL<9:8>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CAL<7:0>										
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
15:8	ON ^(1,2)	_	SIDL	_	—	_	_				
7.0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0			
7:0	RTSECSEL ⁽³⁾	RTCCLKON		_	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽⁵⁾	RTCOE			

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER

Legend:

Logona.						
R = Readable bit	W = Writable bit	t U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-26 Unimplemented: Read as '0'

bit 25-16 CAL<9:0>: RTC Drift Calibration bits, which contain a signed 10-bit integer value 0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute 000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute 000000000 = No adjustment 1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute 100000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute ON: RTCC On bit^(1,2) bit 15 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as '0' bit 13 SIDL: Stop in Idle Mode bit 1 = Disables the PBCLK to the RTCC when the device enters Idle mode 0 = Continue normal operation when the device enters Idle mode bit 12-8 Unimplemented: Read as '0' bit 7 RTSECSEL: RTCC Seconds Clock Output Select bit⁽³⁾ 1 = RTCC Seconds Clock is selected for the RTCC pin 0 = RTCC Alarm Pulse is selected for the RTCC pin bit 6 RTCCLKON: RTCC Clock Enable Status bit 1 = RTCC Clock is actively running 0 = RTCC Clock is not running **Note 1:** The ON bit is only writable when RTCWREN = 1. 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit. 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active. 4: The RTCWREN bit can be set only when the write sequence is enabled. 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

© 2011-2016 Microchip Technology Inc.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) bit 24 EDG1STAT: Edge1 Status bit Indicates the status of Edge1 and can be written to control edge source 1 = Edge1 has occurred 0 = Edge1 has not occurred EDG2MOD: Edge2 Edge Sampling Select bit bit 23 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 EDG2POL: Edge 2 Polarity Select bit 1 = Edge2 programmed for a positive edge response 0 = Edge2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = C3OUT pin is selected 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected 0010 = CTED2 pin is selected 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected bit 17-16 Unimplemented: Read as '0' bit 15 **ON:** ON Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' bit 13 CTMUSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when the device enters Idle mode 0 = Continue module operation when the device enters Idle mode TGEN: Time Generation Enable bit⁽¹⁾ bit 12 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp							
Parameter No.	Typical ⁽²⁾	Max.	Units		Conditions					
Idle Current (IIDLE): Core Off, Clock on Base Current (Notes 1, 4)										
DC30a	1	1.5	mA	4 MHz (Note 3)						
DC31a	2	3	mA		10 MHz					
DC32a	4	6	mA		20 MHz (Note 3)					
DC33a	5.5	8	mA		30 MHz (Note 3)					
DC34a	7.5	11	mA		40 MHz					
DC37a	100	_	μA	-40°C		LPRC (31 kHz)				
DC37b	250	_	μA	+25°C	3.3V	(Note 3)				
DC37c	380		μA	+85°C	1					

TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: The test conditions for IIDLE current measurements are as follows:

Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 OSC2/CLKO is configured as an I/O input pin

- UCD DLL as sillator is dischard if the LLCD readule is implemented
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1 $\,$
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- 4: IIDLE electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.




TABLE 30-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS ⁽¹⁾		(unl	tandard Operating Conditions: 2.3V to 3.6V unless otherwise stated) operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symbol	Charac	teristics ⁽²⁾		Min.	Typical	Max.	Units	Conditions		
TA10	T⊤xH	TxCK High Time	Synchronow with presca		[(12.5 ns or 1 ТРВ)/N] + 25 ns	—	—	ns	Must also meet parameter TA15		
			Asynchronous with prescaler		10	—	_	ns	—		
TA11	T⊤xL	TxCK Low Time	- , - ,		[(12.5 ns or 1 Трв)/N] + 25 ns	—	—	ns	Must also meet parameter TA15		
			Asynchronous, with prescaler		10	_	_	ns	—		
TA15	ΤτχΡ	TxCK Input Period			[(Greater of 25 ns or 2 Трв)/N] + 30 ns	-	_	ns	VDD > 2.7V		
					[(Greater of 25 ns or 2 Трв)/N] + 50 ns	-	—	ns	VDD < 2.7V		
			Asynchrono with presca		20	-	_	ns	VDD > 2.7V (Note 3)		
					50	-	_	ns	VDD < 2.7V (Note 3)		
OS60	FT1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setti the TCS (T1CON<1>) bit)			32	—	100	kHz	-		
TA20	TCKEXTMRL		ay from External TxCK ck Edge to Timer			—	1	Трв	—		

Note 1: Timer1 is a Type A timer.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

PIC32MX1XX/2XX 28/36/44-PIN FAMILY




FIGURE 30-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)

FIGURE 30-23: EJTAG TIMING CHARACTERISTICS




TABLE 30-42: EJTAG TIMING REQUIREMENTS

AC CHA	RACTERISTI	CS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions			
EJ1	Ттсксус	TCK Cycle Time	25		ns	_			
EJ2	Ттскнідн	TCK High Time	10	_	ns	—			
EJ3	TTCKLOW	TCK Low Time	10	_	ns	_			
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	_			
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	-	ns	—			
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK	-	5	ns	—			
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_			
EJ8	TTRSTLOW	TRST Low Time	25		ns				
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output	—	_	ns	_			


Note 1: These parameters are characterized, but not tested in manufacturing.

33.2 Package Details

This section provides the technical details of the packages.

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	e		0.65 BSC			
Overall Height	A	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1		1.25 REF			
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B