

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
oduct Status	Obsolete
ore Processor	MIPS32® M4K™
ore Size	32-Bit Single-Core
peed	40MHz
onnectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
ripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
umber of I/O	35
ogram Memory Size	256KB (256K x 8)
ogram Memory Type	FLASH
PROM Size	-
AM Size	16K x 8
ltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
ta Converters	A/D 13x10b
cillator Type	Internal
erating Temperature	-40°C ~ 105°C (TA)
ounting Type	Surface Mount
ckage / Case	44-VFTLA Exposed Pad
pplier Device Package	44-VTLA (6x6)
rchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx130f256dt-v-tl

TABLE 2: PIC32MX2XX 28/36/44-PIN USB FAMILY FEATURES

				Rem	appab	le Pe	riphe	rals							(S)				
Device	Pins	Program Memory (KB) ⁽¹⁾	Data Memory (KB)	Remappable Pins	Timers ⁽²⁾ /Capture/Compare	UART	SPI/I ² S	External Interrupts ⁽³⁾	Analog Comparators	USB On-The-Go (OTG)	1 ² C	ЬМР	DMA Channels (Programmable/Dedicated)	ОШТЭ	10-bit 1 Msps ADC (Channels)	RTCC	I/O Pins	JTAG	Packages
PIC32MX210F016B	28	16+3	4	19	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Y	9	Υ	19	Y	SOIC, SSOP, SPDIP, QFN
PIC32MX210F016C	36	16+3	4	23	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	12	Υ	25	Υ	VTLA VTLA,
PIC32MX210F016D	44	16+3	4	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	TQFP, QFN
PIC32MX220F032B	28	32+3	8	19	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Y	9	Υ	19	Υ	SOIC, SSOP, SPDIP, QFN
PIC32MX220F032C	36	32+3	8	23	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	12	Υ	23	Υ	VTLA
PIC32MX220F032D	44	32+3	8	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	VTLA, TQFP, QFN
PIC32MX230F064B	28	64+3	16	19	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	9	Υ	19	Y	SOIC, SSOP, SPDIP, QFN
PIC32MX230F064C	36	64+3	16	23	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	12	Υ	23	Υ	VTLA
PIC32MX230F064D	44	64+3	16	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	VTLA, TQFP, QFN
PIC32MX250F128B	28	128+3	32	19	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Y	9	Υ	19	Y	SOIC, SSOP, SPDIP, QFN
PIC32MX250F128C	36	128+3	32	23	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	12	Υ	23	Υ	VTLA VTLA,
PIC32MX250F128D	44	128+3	32	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	TQFP, QFN
PIC32MX230F256B	28	256+3	16	20	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Y	9	Y	19	Y	SOIC, SSOP, SPDIP, QFN
PIC32MX230F256D	44	256+3	16	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	VTLA, TQFP, QFN
PIC32MX270F256B	28	256+3	64	19	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	9	Υ	19	Υ	SOIC, SSOP, SPDIP, QFN
PIC32MX270F256D	44	256+3	64	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	VTLA, TQFP, QFN
PIC32MX270F256DB ⁽⁴⁾	44	256+3	64	31	5/5/5	2	2	5	3	Υ	2	Υ	4/2	Υ	13	Υ	33	Υ	VTLA, TQFP, QFN

Note 1: This device features 3 KB of boot Flash memory.

^{2:} Four out of five timers are remappable.

^{3:} Four out of five external interrupts are remappable.

^{4:} This PIC32 device is targeted to specific audio software packages that are tracked for licensing royalty purposes. All peripherals and electrical characteristics are identical to their corresponding base part numbers.

TABLE 7-2:	INTERRUPT REGISTER MAP	(CONTINUED)

ess		o o								Bits											
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets		
1100	IPC7	31:16	_	_	_		SPI1IP<2:0>		SPI1IS<1:0>		_	_	_	USBIP<2:0>(2)		BIP<2:0> ⁽²⁾ USBIS<1		<1:0> ⁽²⁾	0000		
1100	IPC/	15:0	-	_	_	(CMP3IP<2:0>	•	CMP3IS	S<1:0>	_	_	_	CMP2IP<2:0>		CMP2IS<1:0>		0000			
1110	IPC8	31:16	_	_	_		PMPIP<2:0>		PMPIS<1:0>		_	_	_	(CNIP<2:0>		CNIS	<1:0>	0000		
1110	IFCo	15:0	_	_	_		I2C1IP<2:0>		I2C1IS<1:0>		-	_		U1IP<2:0>		U1IS	<1:0>	0000			
1120	IPC9	31:16	-	_	_	(CTMUIP<2:0>	>	CTMUIS	S<1:0>	_	_	— — I2C2IP<2:0>		I2C2IP<2:0>		12C2IS	S<1:0>	0000		
1120	IFC9	15:0	_	_	_		U2IP<2:0>		U2IS<1:0>		_	_	_	SPI2IP<2:0>		SPI2IP<2:0>		:0> SPI2IS<1:0>		S<1:0>	0000
1130	IPC10	31:16	_	_	_	[DMA3IP<2:0>		DMA3IS<1:0>		_	_	_	DMA2IP<2:0>		DMA2I	S<1:0>	0000			
1130	IFC IU	15:0	_	_	_	[DMA1IP<2:0>		DMA1IS	S<1:0>	_	_	_	DI	MA0IP<2:0	>	DMA0I	S<1:0>	0000		

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 11.2 "CLR, **SET and INV Registers"** for more information.

- 2: These bits are not available on PIC32MX1XX devices.
- This register does not have associated CLR, SET, INV registers.

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_			1,3)				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16			RODIV<7:0>(1,3)					
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 U-0		R/W-0, HC	R-0, HS, HC
15:8	ON		SIDL	OE	RSLP ⁽²⁾		DIVSWEN	ACTIVE
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_		-		ROSEL	.<3:0> ⁽¹⁾	

Legend: HC = Hardware Clearable HS = Hardware Settable

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-16 RODIV<14:0> Reference Clock Divider bits(1,3)

The value selects the reference clock divider bits. See Figure 8-1 for information.

bit 15 **ON:** Output Enable bit

1 = Reference Oscillator module is enabled

0 = Reference Oscillator module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Peripheral Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12 **OE:** Reference Clock Output Enable bit

1 = Reference clock is driven out on REFCLKO pin

0 = Reference clock is not driven out on REFCLKO pin

bit 11 RSLP: Reference Oscillator Module Run in Sleep bit⁽²⁾

1 = Reference Oscillator module output continues to run in Sleep

0 = Reference Oscillator module output is disabled in Sleep

bit 10 Unimplemented: Read as '0'

bit 9 **DIVSWEN:** Divider Switch Enable bit

1 = Divider switch is in progress

0 = Divider switch is complete

bit 8 ACTIVE: Reference Clock Request Status bit

1 = Reference clock request is active

0 = Reference clock request is not active

bit 7-4 Unimplemented: Read as '0'

Note 1: The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.

3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits⁽¹⁾

```
1111 = Reserved; do not use
```

•

•

1001 = Reserved; do not use

1000 = REFCLKI

0111 = System PLL output

0110 = USB PLL output

0101 = Sosc

0100 = LPRC

0011 **= FRC**

0010 = Posc

0001 = PBCLK

0000 = SYSCLK

- Note 1: The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - 2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24			BYTO	<1:0>	WBO ⁽¹⁾	-	_	BITO
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_			PLEN<4:0>		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP	_	_	(CRCCH<2:0>	•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 31-30 Unimplemented: Read as '0'
- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
 - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
 - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
 - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
 - 00 = No swapping (i.e., source byte order)
- bit 27 WBO: CRC Write Byte Order Selection bit (1)
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = $\underline{1}$ (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)
- bit 23-13 Unimplemented: Read as '0'
- bit 12-8 PLEN<4:0>: Polynomial Length bits

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

These bits are unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Denotes the length of the polynomial – 1.

- bit 7 CRCEN: CRC Enable bit
 - 1 = CRC module is enabled and channel transfers are routed through the CRC module
 - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	-	_	_	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 CHSDIE: Channel Source Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 22 CHSHIE: Channel Source Half Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 21 CHDDIE: Channel Destination Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 20 **CHDHIE:** Channel Destination Half Full Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 19 CHBCIE: Channel Block Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 18 CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 17 CHTAIE: Channel Transfer Abort Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 16 CHERIE: Channel Address Error Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 15-8 Unimplemented: Read as '0'

bit 7 CHSDIF: Channel Source Done Interrupt Flag bit

1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)

0 = No interrupt is pending

bit 6 CHSHIF: Channel Source Half Empty Interrupt Flag bit

1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)

0 = No interrupt is pending

bit 5 CHDDIF: Channel Destination Done Interrupt Flag bit

1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)

0 = No interrupt is pending

REGISTER 10-3: U10TGSTAT: USB OTG STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	-	_	_	-	-	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R-0	U-0	R-0	U-0	R-0	R-0	U-0	R-0
7.0	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 ID: ID Pin State Indicator bit

1 = No cable is attached or a "type B" cable has been inserted into the USB receptacle

0 = A "type A" OTG cable has been inserted into the USB receptacle

bit 6 Unimplemented: Read as '0'

bit 5 LSTATE: Line State Stable Indicator bit

1 = USB line state (SE0 (U1CON<6>) bit and JSTATE (U1CON<7>)) bit has been stable for previous 1 ms

0 = USB line state (SE0 and JSTATE) has not been stable for previous 1 ms

bit 4 Unimplemented: Read as '0'

bit 3 SESVD: Session Valid Indicator bit

1 = VBUS voltage is above Session Valid on the A or B device

0 = VBUS voltage is below Session Valid on the A or B device

bit 2 SESEND: B-Device Session End Indicator bit

1 = VBUS voltage is below Session Valid on the B device

0 = VBUS voltage is above Session Valid on the B device

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVD: A-Device VBUS Valid Indicator bit

1 = VBUS voltage is above Session Valid on the A device

0 = VBUS voltage is below Session Valid on the A device

TABLE 11-6: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SS			Bits																
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FA04	INT1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FAU4	INTIK	15:0	_	_	_	_	_	_		_	_	_		_		INT1F	R<3:0>		0000
FA08	INT2R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17100	IIVIZIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT2F	R<3:0>		0000
FA0C	INT3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17.00	IIIII	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT3F	R<3:0>		0000
FA10	INT4R	31:16			_	_	_								_	_	_	_	0000
.,		15:0				_						_				INT4F	R<3:0>	ı	0000
FA18	T2CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		T2CKI	R<3:0>		0000
FA1C	T3CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_				_				T3CKI	R<3:0>	ı	0000
FA20	T4CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		T4CKI	R<3:0>		0000
FA24	T5CKR	31:16			_		_			_		_		_	_	_	_	_	0000
		15:0	_	_	_			_		_	_	_	_	_		T5CKI	R<3:0>		0000
FA28	IC1R	31:16	_	_	_			_		_	_	_	_	_	_	_	_	_	0000
	_	15:0	_	_	_			_		_	_	_	_	_		IC1R	<3:0>		0000
FA2C	IC2R	31:16	_	_	_			_		_	_	_	_	_	_	_	_	_	0000
	_	15:0	_	_	_			_		_		_		_		IC2R	<3:0>		0000
FA30	IC3R	31:16	_	_	_			_		_		_		_	_	_	_	_	0000
		15:0		_				_		_		_		_		IC3R	<3:0>		0000
FA34	IC4R	31:16																_	0000
		15:0														IC4R	<3:0>		0000
FA38	IC5R	31:16		_				_		_		_		_	_	_		_	0000
		15:0	_	_				_		_		_		_		IC5R	<3:0>		0000
FA48	OCFAR	31:16	_	_	_	_	_	_		_	_	_		_	_	_		_	0000
		15:0	_	_	_	_	_	_		_	_	_		_		OCFA	R<3:0>		0000
FA4C	OCFBR	31:16		_	_	_	_	_				_			_	_		_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		OCFB	R<3:0>		0000
FA50	U1RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	•	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U1RX	R<3:0>		0000

\Box
Ś
8
3000
0
0
_
_
0
89
ے
page
~
∺
v
_
w
139
_

TABLE 11-7:	PERIPHERAL PIN SELECT OUTPUT REGISTER MAR	(CONTINUED)


SS		Bits																	
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB4C	RPB8R	31:16	_	_	_	_	-	_	_	_	_	_	_	_	1	_	_	_	0000
1 540	THE DOTA	15:0		_	_	_	_	_	_	_		_	_	_		RPB8	3<3:0>		0000
FB50	RPB9R	31:16		_	_	_	_		_	_		_			-	_	_	_	0000
. 500	THE BOTT	15:0		_	_	_	_		_	_		_				RPB9)<3:0>		0000
FB54	RPB10R	31:16		_	_	_	_		_	_	_	_			_	_	_		0000
. 50.		15:0		_	_	_	_		_	_	_	_				RPB10	0<3:0>		0000
FB58	RPB11R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
		15:0	_	_	_			_	_			_	_	_		RPB1	1<3:0>		0000
FB60	RPB13R	31:16		_	_				_			_	_	_	_	_			0000
		15:0		_	_				_			_	_	_		RPB1			0000
FB64	RPB14R	31:16		_	_		_		_			_			-				0000
		15:0		_	_	_	_		_	_		_				RPB1	4<3:0>		0000
FB68	RPB15R	31:16					_		_	_							-	_	0000
		15:0			_	_			_	_						RPB1			0000
FB6C	RPC0R(3)	31:16		_	_	_			_	_	_				_	RPC0	-	_	0000
		15:0		_	_	_	_		_	_	_								0000
FB70	RPC1R ⁽³⁾	31:16					_					_			_		<3:0>	_	0000
		15:0 31:16					_					_					\\ 3.0>	_	0000
FB74	RPC2R ⁽¹⁾	15:0					_					_			_	— BDC2	2<3:0>		0000
			_	_	_	_		_	_			_	_	_					0000
FB78	RPC3R ⁽³⁾	31:16 15:0		_	_	_			_						_	— PDC3	S<3:0>	_	0000
		31:16		_					_	_					_	— KF03	_	_	0000
FB7C	RPC4R ⁽¹⁾	15:0		_											_	RPC4			0000
		31:16		_												KF 04		_	0000
FB80	RPC5R ⁽¹⁾	15:0		_	_				_			_					5<3:0>		0000
		31:16		_					_							— KF03	_	_	0000
FB84	RPC6R ⁽¹⁾	15:0		_					_						_	RPC6			0000
-		31:16		_					_							— KF00	_	_	0000
FB88	RPC7R ⁽¹⁾	15:0													_	RPC7			0000
		15.0			_	_		_	_	_		_	_			RPU/	~ 3.0≥		0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register is only available on 44-pin devices. Note 1:

This register is only available on PIG32MX1XX devices. This register is only available on 36-pin and 44-pin devices.

FIGURE 18-1: I²C BLOCK DIAGRAM



REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		_	HR10	<1:0>	HR01<3:0>					
22.46	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	_		MIN10<2:0>		MIN01<3:0>					
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	_		SEC10<2:0>		SEC01<3:0>					
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
7:0	_	_	_	_	_	_	_	_		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9

bit 23 Unimplemented: Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9

bit 15 Unimplemented: Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

TABLE 22-1: ADC REGISTER MAP (CONTINUED)

ess		ө								Ві	ts								v
Virtual Address (BF80_#)	Register Name	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
9120	ADC1BUFB	31:16		ADC Result Word B (ADC1BUFB<31:0>)										0000					
0120	715015015	15:0							7.50 1.00	ait Word B	(7.001001	D 1011.01)							0000
0130	ADC1BUFC	31:16							ADC Bos	ult Word C	(ADC1BUF	C<31:0>)							0000
9130	ADCIBUFC	15:0							ADC Res	uit vvoiu C	(ADC IBUF	U<31.02)							0000
0140	ADC1BUFD	31:16							ADC Boo	ult Word D	(ADC1BUF	D-21:0>)							0000
9140	ADCIBULD	15:0							ADC Res	uit vvoiu D	(ADC IBUF	D<31.02)							0000
0150	ADC1BUFE	31:16							ADC Pos	ult Word E	(ADC1BLIE	E_31:0\)							0000
9130	ADCIBULE	15:0	ADC Result Word E (ADC1BUFE<31:0>) 5:0									0000							
0160	ADC1BUFF	ADC Result Word F (ADC1BUFF<31:0>)										0000							
9100	ADCIBUFF	15:0							ADC Res	uit vvoid F	(ADC IBUF	F\31.02)							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for details.

REGISTER 22-4: **AD1CHS: ADC INPUT SELECT REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	CH0NB	_	_	_	CH0SB<3:0>						
00.40	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CH0NA	_	_	_	CH0SA<3:0>						
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	_	_	_	_			_	_			
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
7:0	_	_	_	_	_		_	_			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 **CHONB:** Negative Input Select bit for Sample B

> 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREFL

bit 30-28 **Unimplemented:** Read as '0'

bit 27-24 CH0SB<3:0>: Positive Input Select bits for Sample B

1111 = Channel 0 positive input is Open⁽¹⁾

1110 = Channel 0 positive input is IVREF(2)

1101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)(3)

1100 = Channel 0 positive input is AN12⁽⁴⁾

0001 = Channel 0 positive input is AN1 0000 = Channel 0 positive input is AN0

CHONA: Negative Input Select bit for Sample A Multiplexer Setting⁽²⁾ bit 23

1 = Channel 0 negative input is AN1

0 = Channel 0 negative input is VREFL

bit 22-20 Unimplemented: Read as '0'

bit 19-16 CH0SA<3:0>: Positive Input Select bits for Sample A Multiplexer Setting

1111 = Channel 0 positive input is Open⁽¹⁾

1110 = Channel 0 positive input is IVREF(2)

1101 = Channel 0 positive input is CTMU temperature (CTMUT)(3)

1100 = Channel 0 positive input is AN12⁽⁴⁾

0001 = Channel 0 positive input is AN1

0000 = Channel 0 positive input is AN0

bit 15-0 Unimplemented: Read as '0'

Note 1: This selection is only used with CTMU capacitive and time measurement.

2: See Section 24.0 "Comparator Voltage Reference (CVREF)" for more information.

3: See Section 25.0 "Charge Time Measurement Unit (CTMU)" for more information.

4: AN12 is only available on 44-pin devices. AN6-AN8 are not available on 28-pin devices.

REGISTER 27-6: DEVID: DEVICE AND REVISION ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R	R	R	R	R	R	R	R		
31:24		VER<	3:0> ⁽¹⁾		DEVID<27:24>(1)					
22.46	R	R	R	R	R	R	R	R		
23:16	DEVID<23:16> ⁽¹⁾									
45.0	R	R	R	R	R	R	R	R		
15:8	DEVID<15:8> ⁽¹⁾									
7.0	R	R	R	R	R	R	R	R		
7:0				DEVID<	<7:0> ⁽¹⁾					

L	.ea	е	r	1	d	

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 **VER<3:0>:** Revision Identifier bits⁽¹⁾ bit 27-0 **DEVID<27:0>:** Device ID bits⁽¹⁾

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			(unless	otherwi	se state	enditions: 2.3V to 3.6V and) $-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \text{ for V-temp}$		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10	VoL	Output Low Voltage I/O Pins	_	_	0.4	V	IOL ≤ 10 mA, VDD = 3.3V	
		Output High Voltage	1.5 ⁽¹⁾		_		IOH ≥ -14 mA, VDD = 3.3V	
DO20	Vон	I/O Pins	2.0 ⁽¹⁾		_	v	IOH ≥ -12 mA, VDD = 3.3V	
DO20	VOH		2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V	
			3.0(1)	_	_		IOH ≥ -7 mA, VDD = 3.3V	

Note 1: Parameters are characterized, but not tested.

TABLE 30-11: ELECTRICAL CHARACTERISTICS: BOR

TABLE 30-11. ELECTRICAL CHARACTERISTICS. BOX									
DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min. ⁽¹⁾	Typical	Max.	Units	Conditions		
BO10	VBOR	BOR Event on VDD transition high-to-low ⁽²⁾	2.0	_	2.3	V	_		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

^{2:} Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

FIGURE 30-5: EXTERNAL RESET TIMING CHARACTERISTICS




TABLE 30-22: RESETS TIMING

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SY00	TPU	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_			
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles	l	_				
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	_			
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS				

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 30-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS





TABLE 30-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS


AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions			
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_		ns	_			
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_			
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See parameter DO32			
SP73	TscR	SCKx Input Rise Time	_	_	_	ns	See parameter DO31			
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_		ns	See parameter DO32			
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_		ns	See parameter DO31			
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V			
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V			
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_			
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_			
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	175	_	_	ns	_			
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns	_			
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	ns	_			

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 50 ns.
 - 4: Assumes 50 pF load on all SPIx pins.




















28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
Dimensi	on Limits	MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	е		0.65 BSC		
Overall Height	Α	0.80 0.90 1.00			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50 0.55 0.70			
Contact-to-Exposed Pad	K	0.20	-	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B