

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx150f128b-50i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 12: PIN NAMES FOR 44-PIN USB DEVICES

44-PIN TQFP (TOP VIEW)(1,2,3,5)

PIC32MX210F016D PIC32MX220F032D PIC32MX230F064D PIC32MX230F256D PIC32MX250F128D PIC32MX270F256D

44

1

Pin #	Full Pin Name
1	RPB9/SDA1/CTED4/PMD3/RB9
2	RPC6/PMA1/RC6
3	RPC7/PMA0/RC7
4	RPC8/PMA5/RC8
5	RPC9/CTED7/PMA6/RC9
6	Vss
7	VCAP
8	PGED2/RPB10/D+/CTED11/RB10
9	PGEC2/RPB11/D-/RB11
10	VUSB3V3
11	AN11/RPB13/CTPLS/PMRD/RB13
12	PGED4 <sup>(4)</sup> /TMS/PMA10/RA10
13	PGEC4 <sup>(4)</sup> /TCK/CTED8/PMA7/RA7
14	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14
15	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
16	AVss
17	AVDD
18	MCLR
19	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0
20	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1
21	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0
22	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1

Pin #	Full Pin Name
23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
25	AN6/RPC0/RC0
26	AN7/RPC1/RC1
27	AN8/RPC2/PMA2/RC2
28	VDD
29	Vss
30	OSC1/CLKI/RPA2/RA2
31	OSC2/CLKO/RPA3/RA3
32	TDO/RPA8/PMA8/RA8
33	SOSCI/RPB4/RB4
34	SOSCO/RPA4/T1CK/CTED9/RA4
35	TDI/RPA9/PMA9/RA9
36	AN12/RPC3/RC3
37	RPC4/PMA4/RC4
38	RPC5/PMA3/RC5
39	Vss
40	Vod
41	RPB5/USBID/RB5
42	VBUS
43	RPB7/CTED3/PMD5/INT0/RB7
44	RPB8/SCL1/CTED10/PMD4/RB8

#### Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 11.3 "Peripheral Pin Select"** for restrictions.
- Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: This pin function is not available on PIC32MX210F016D and PIC32MX220F032D devices.
- 5: Shaded pins are 5V tolerant.

#### REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits<sup>(1)</sup>

```
1111 = Reserved; do not use
```

•

•

1001 = Reserved; do not use

1000 = REFCLKI

0111 = System PLL output

0110 = USB PLL output

0101 = Sosc

0100 = LPRC

0011 **= FRC** 

0010 = Posc

0001 = PBCLK

0000 = SYSCLK

- Note 1: The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
  - 2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
  - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

**FIGURE 10-1:** PIC32MX1XX/2XX 28/36/44-PIN FAMILY FAMILY USB INTERFACE DIAGRAM FRC Oscillator 8 MHz Typical TUN<5:0>(3) Primary Oscillator UFIN(4) (Posc) Div x PLL Div 2 UFRCEN<sup>(2)</sup> osc1 UPLLIDIV<sup>(5)</sup> UPLLEN<sup>(5)</sup> OSC2 **USB Module** USB SRP Charge Voltage Comparators Bus X SRP Discharge 48 MHz USB Clock(6) Full Speed Pull-up D+(1) Registers and Control Interface Host Pull-down SIE Transceiver ow Speed Pull-up D-(1) DMA System ŔAM Host Pull-down ID Pull-up ID<sup>(1)</sup> VBUSON<sup>(1)</sup> VUSB3V3 Transceiver Power 3.3V Pins can be used as digital input/output when USB is not enabled. Note 1: This bit field is contained in the OSCCON register. This bit field is contained in the OSCTRM register. 4: USB PLL UFIN requirements: 4 MHz. This bit field is contained in the DEVCFG2 register. A 48 MHz clock is required for proper USB operation.

#### REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	31:24 — —		_	_		_	_	_				
23:16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0				
23.10	_	_	_	_	_	_	_	_				
15:8	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0				
15.6	8 – –		_	-	_	_	_	_				
	R/WC-0, HS R/WC-0, HS		R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS				
7:0	STALLIF	ATTACHIF <sup>(1)</sup>	RESUMEIF(2)	IDLEIF	TRNIF <sup>(3)</sup>	SOFIF	UERRIF <sup>(4)</sup>	URSTIF <sup>(5)</sup>				
	OTALLII	ALIAOLIII	INLOGIVILII	IDELII	HAMI	30111	OLIVIVII	DETACHIF <sup>(6)</sup>				

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 STALLIF: STALL Handshake Interrupt bit

1 = In Host mode a STALL handshake was received during the handshake phase of the transaction In Device mode a STALL handshake was transmitted during the handshake phase of the transaction

0 = STALL handshake has not been sent

bit 6 **ATTACHIF:** Peripheral Attach Interrupt bit<sup>(1)</sup>

1 = Peripheral attachment was detected by the USB module

0 = Peripheral attachment was not detected

bit 5 **RESUMEIF:** Resume Interrupt bit<sup>(2)</sup>

1 = K-State is observed on the D+ or D- pin for 2.5  $\mu$ s

0 = K-State is not observed

bit 4 **IDLEIF:** Idle Detect Interrupt bit

1 = Idle condition detected (constant Idle state of 3 ms or more)

0 = No Idle condition detected

bit 3 **TRNIF:** Token Processing Complete Interrupt bit<sup>(3)</sup>

1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information

0 = Processing of current token not complete

bit 2 **SOFIF:** SOF Token Interrupt bit

1 = SOF token received by the peripheral or the SOF threshold reached by the host

0 = SOF token was not received nor threshold reached

bit 1 **UERRIF**: USB Error Condition Interrupt bit<sup>(4)</sup>

1 = Unmasked error condition has occurred

0 = Unmasked error condition has not occurred

bit 0 **URSTIF:** USB Reset Interrupt bit (Device mode)<sup>(5)</sup>

1 = Valid USB Reset has occurred

0 = No USB Reset has occurred

**DETACHIF:** USB Detach Interrupt bit (Host mode)<sup>(6)</sup>

1 = Peripheral detachment was detected by the USB module

0 = Peripheral detachment was not detected

**Note 1:** This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for 2.5 µs, and the current bus state is not SE0.

- 2: When not in Suspend mode, this interrupt should be disabled.
- 3: Clearing this bit will cause the STAT FIFO to advance.
- 4: Only error conditions enabled through the U1EIE register will set this bit.
- 5: Device mode.
- 6: Host mode.

#### REGISTER 10-16: U1SOF: USB SOF THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
31.24	_	_	-	-	1	-	-	_							
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
23:16	_	_	-	-	-	-	_	_							
15:8	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0							
15.6	_	_	_	_	_	_	_	_							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
7:0		CNT<7:0>													

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

01001010 **= 64-byte packet** 

00101010 = 32-byte packet

00011010 = **16-byte packet** 

00010010 = 8-byte packet

#### REGISTER 10-17: U1BDTP1: USB BUFFER DESCRIPTOR TABLE PAGE 1 REGISTER

Bit Range			Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0				
31.24	31:24 — –		-	-	-	_	_	_				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	_	_	_	_	_	_	_	_				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15.6	-	_	-	-	-	_	_	_				
7:0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	U-0				
7.0	BDTPTRL<15:9>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 BDTPTRL<15:9>: Buffer Descriptor Table Base Address bits

This 7-bit value provides address bits 15 through 9 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory.

The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

bit 0 Unimplemented: Read as '0'

#### REGISTER 17-1: SPIXCON: SPI CONTROL REGISTER

Bit Range	Bit Bit 31/23/15/7 30/22/14		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	)>
22.40	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	MCLKSEL <sup>(2)</sup>	_	_	_	_	_	SPIFE	ENHBUF <sup>(2)</sup>
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE <sup>(3)</sup>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	SSEN	CKP <sup>(4)</sup>	MSTEN	DISSDI	STXISE	L<1:0>	SRXIS	EL<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FRMEN: Framed SPI Support bit

1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)

0 = Framed SPI support is disabled

bit 30 FRMSYNC: Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)

1 = Frame sync pulse input (Slave mode)

0 = Frame sync pulse output (Master mode)

bit 29 **FRMPOL:** Frame Sync Polarity bit (Framed SPI mode only)

1 = Frame pulse is active-high

0 = Frame pulse is active-low

bit 28 MSSEN: Master Mode Slave Select Enable bit

1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.

0 = Slave select SPI support is disabled.

bit 27 FRMSYPW: Frame Sync Pulse Width bit

1 = Frame sync pulse is one character wide

0 = Frame sync pulse is one clock wide

bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED\_SYNC mode.

111 = Reserved; do not use

110 = Reserved; do not use

101 = Generate a frame sync pulse on every 32 data characters

100 = Generate a frame sync pulse on every 16 data characters

011 = Generate a frame sync pulse on every 8 data characters

010 = Generate a frame sync pulse on every 4 data characters

001 = Generate a frame sync pulse on every 2 data characters

000 = Generate a frame sync pulse on every data character

bit 23 MCLKSEL: Master Clock Enable bit<sup>(2)</sup>

1 = REFCLK is used by the Baud Rate Generator

0 = PBCLK is used by the Baud Rate Generator

bit 22-18 Unimplemented: Read as '0'

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: This bit can only be written when the ON bit = 0.

3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).

**4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

### 19.1 UART Control Registers

#### TABLE 19-1: UART1 AND UART2 REGISTER MAP

ess										Bi	ts								,,
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1MODE <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OTWODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	JEN<1:0> WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL							0000		
6010	U1STA <sup>(1)</sup>	31:16	_	_	_	_	_	_											0000
0010	O IOIA.	15:0	UTXISE	L<1:0>	UTXINV	URXEN										0110			
6020	U1TXREG	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	_	0000
0020	OTTAINEO	15:0	_	_	_	_	_	_	-	— Transmit Register							0000		
6030	U1RXREG	31:16	_	_	_	_	_	_						_	_	_	0000		
0000	OTIVANLO	15:0	_	_	_	_	_	_	-				Re	ceive Regis	ster				0000
6040	U1BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	_	0000
00+0	O IDICO.	15:0							Bau	d Rate Gene	erator Pres	caler							0000
6200	U2MODE <sup>(1)</sup>	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	_	0000
0200	02MODE: 1	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6210	U2STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	-	ADM_EN				ADDR	R<7:0>				0000
0210	02017	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U2TXREG	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	_	0000
0220	OZIANLO	15:0	_	_	_	_	_	_	_	- Transmit Register							0000		
6230	U2RXREG	31:16	_	_	_	_	_	_	-							0000			
0230	UZIVANLU	15:0	_	_	_	_	_	_	-				Re	ceive Regis	ster				0000
6240	U2BRG <sup>(1)</sup>	31:16	_	-	_	-	_	_	I	_	_	_	-	-	_	_	_	_	0000
0240	OZDNO,	15:0	Baud Rate Generator Prescaler 0000																

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24		_	HR10	<1:0>		HR01	<3:0>				
22.40	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	_		MIN10<2:0>		MIN01<3:0>						
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	_		SEC10<2:0>			SEC01	<3:0>				
7.0	7-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0			
7:0	_	_	_	_	_	_	_	_			

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9

bit 23 Unimplemented: Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9

bit 15 Unimplemented: Read as '0'


bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

#### FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



#### **COMPARATOR VOLTAGE** 24.0 REFERENCE (CVREF)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- · Internally connected to comparators to conserve device pins
- Output can be connected to a pin

A block diagram of the module is shown in Figure 24-1.



**FIGURE 24-1:** COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

PIC32MX1XX/2XX 28/36/44-PIN FAMILY													
		1XX/2XX 28/36/	1XX/2XX 28/36/44-PIN	1XX/2XX 28/36/44-PIN FAMILY	1XX/2XX 28/36/44-PIN FAMILY								

### 25.1 CTMU Control Registers

#### TABLE 25-1: CTMU REGISTER MAP

ess				Bits															
Virtual Addr (BF80_#)	# 0	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CTMUCON	31:16	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG2S	SEL<3:0>		_	_	0000
A200	CIMUCON	15:0	ON	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			ITRIM•	<5:0>			IRNG	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

### 27.2 Configuration Registers

#### TABLE 27-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

SS										Bits									
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
ODEO	DEVCFG3	31:16	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY		_	_	_	_	_	_			_	_	_	xxxx
UBFU	DEVCEGS	15:0								USERID<1	5:0>								xxxx
ODEA	DEVCFG2	31:16	_	-	_	_	_	_	_	_	_	_	_	-	_	FP	LLODIV<2:0	)>	xxxx
UDI 4	DEVOI G2	15:0	UPLLEN <sup>(1)</sup>	I	I	_		UPL	LIDIV<2:0	,(1)		FF	PLLMUL<2:	0>	I	FF	PLLIDIV<2:0	>	xxxx
OD E O	DEVCFG1	31:16	_			_	_		FWDTWI	NSZ<1:0>	FWDTEN	WINDIS	_		1	WDTPS<4:0	)>		xxxx
UDFO	DEVCEG	15:0	FCKSM-	<1:0>	FPBD	IV<1:0>	_	<ul> <li>OSCIOFNC POSCMOD&lt;1:0&gt;</li> </ul>			IESO	_	FSOSCEN	1	_	F	NOSC<2:0>	•	xxxx
ODEC	DEVCFG0	31:16	_	_	_	CP	CP — — BWP — — — — PWP<8:6>(2)				)	xxxx							
UBFC	DEVCEGO	15:0	5:0 PWP<5:0>					_	_	_	_	_	ICESE	L<1:0>	JTAGEN	DEBUG	G<1:0>	xxxx	

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

lote 1: This bit is only available on PIC32MX2XX devices.

2: PWP<8:7> are only available on devices with 256 KB of Flash.

#### TABLE 27-2: DEVICE ID, REVISION, AND CONFIGURATION SUMMARY

Virtual Address (BF80_#)	Register Name	Bit Range	Bits												<b>E</b>				
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F220	DEVID	31:16	VER<3:0> DEVID<27:16> x								xxxx <sup>(1)</sup>								
F220	DEVID	15:0	DEVID<15:0> xxxx											xxxx <sup>(1)</sup>					
F200	CFGCON	31:16	1	1	_	_	_	1	ı	_	ı	1	ı	1	_	-	_	_	0000
	CFGCON	15:0		_	IOLOCK	PMDLOCK	_	_	-	_	1	_	_	_	JTAGEN	1	_	TDOEN	000B
E220	SYSKEY(3)	31:16								SYSKE	/<31.0>								0000
F230	SISKET	15:0								STORE	1 - 3 1 . 0 -								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device variant.

#### REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 18-10 **PWP<8:0>:** Program Flash Write-Protect bits<sup>(3)</sup>

```
Prevents selected program Flash memory pages from being modified during code execution.
   111111111 = Disabled
   111111110 = Memory below 0x0400 address is write-protected
   111111101 = Memory below 0x0800 address is write-protected
   111111100 = Memory below 0x0C00 address is write-protected
   111111011 = Memory below 0x1000 (4K) address is write-protected
   111111010 = Memory below 0x1400 address is write-protected
   111111001 = Memory below 0x1800 address is write-protected
   111111000 = Memory below 0x1C00 address is write-protected
   111110111 = Memory below 0x2000 (8K) address is write-protected
   111110110 = Memory below 0x2400 address is write-protected
   111110101 = Memory below 0x2800 address is write-protected
   111110100 = Memory below 0x2C00 address is write-protected
   111110011 = Memory below 0x3000 address is write-protected
   111110010 = Memory below 0x3400 address is write-protected
   111110001 = Memory below 0x3800 address is write-protected
   111110000 = Memory below 0x3C00 address is write-protected
   111101111 = Memory below 0x4000 (16K) address is write-protected
    110111111 = Memory below 0x10000 (64K) address is write-protected
    101111111 = Memory below 0x20000 (128K) address is write-protected
    011111111 = Memory below 0x40000 (256K) address is write-protected
   000000000 = All possible memory is write-protected
   Reserved: Write '1'
   ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits(2)
   11 = PGEC1/PGED1 pair is used
    10 = PGEC2/PGED2 pair is used
    01 = PGEC3/PGED3 pair is used
   00 = PGEC4/PGED4 pair is used<sup>(2)</sup>
   JTAGEN: JTAG Enable bit(1)
   1 = JTAG is enabled
   0 = JTAG is disabled
   DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
   1x = Debugger is disabled
   0x = Debugger is enabled
2: The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "Pin Diagrams" section for
```

- Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.
  - availability.
  - 3: The PWP<8:7> bits are only available on devices with 256 KB Flash.

bit 9-5

bit 4-3

bit 2

bit 1-0

#### REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-1 r-1		r-1	r-1	r-1	r-1	R/P	R/P
31:24		_	_	_	_	_	FWDTWI	NSZ<1:0>
22.40	R/P	R/P	r-1	R/P	R/P	R/P	R/P	R/P
23:16	FWDTEN WINDIS		_	WDTPS<4:0>				
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM	1<1:0>	FPBDIV<1:0>		_	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P r-1		R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO —		FSOSCEN		_	FNOSC<2:0>		

Legend: r = Reserved bit P = Programmable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-26 Reserved: Write '1'

bit 25-24 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits

11 = Window size is 25%

10 = Window size is 37.5%

01 = Window size is 50%

00 = Window size is 75%

bit 23 **FWDTEN:** Watchdog Timer Enable bit

1 = Watchdog Timer is enabled and cannot be disabled by software

0 = Watchdog Timer is not enabled; it can be enabled in software

bit 22 WINDIS: Watchdog Timer Window Enable bit

1 = Watchdog Timer is in non-Window mode

0 = Watchdog Timer is in Window mode

bit 21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024

01001 = 1:512

01000 = 1:256

00111 = 1:128 00110 = 1:64

00101 = 1:32

00100 = 1:16

00011 = 1:8

00010 = 1:4

00001 = 1:2 00000 = 1:1

All other combinations not shown result in operation = 10100

Note 1: Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

#### 29.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
  - MPLAB® X IDE Software
- · Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>TM</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- · Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

# 29.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac OS<sup>®</sup> X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users

#### Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window


Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

#### FIGURE 30-3: I/O TIMING CHARACTERISTICS



#### TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Param. No. Symbol Characteris			stics <sup>(2)</sup>	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions		
DO31	TioR	Port Output Rise Tin	ne	1	5	15	ns	VDD < 2.5V		
				1	5	10	ns	VDD > 2.5V		
DO32	TIOF Port Output Fall Tim		е	1	5	15	ns	VDD < 2.5V		
				1	5	10	ns	VDD > 2.5V		
DI35	TINP	INTx Pin High or Lov	w Time	10	_		ns	_		
DI40	TRBP	CNx High or Low Tir	me (input)	2	_	_	Tsysclk	_		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


2: This parameter is characterized, but not tested in manufacturing.

TABLE 30-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв		_	_	
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв		_	_	
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_	_	
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	_	
PM5	TRD	PMRD Pulse Width	_	1 Трв		_	_	
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_	
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	80	_	ns	_	

**Note 1:** These parameters are characterized, but not tested in manufacturing.

FIGURE 30-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM




#### 33.1 Package Marking Information (Continued)

36-Lead VTLA



44-Lead VTLA



44-Lead QFN



44-Lead TQFP



Example



Example



Example



Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.

**Note:** If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.

#### **INDEX**

MPASM Assembler	Numerics		Core Exception Types	
A C Characteristics	50 MHz Electrical Characteristics	301		
AC Characteristics	۸			
10-Bit Conversion Rate Parameters				
ADC Specifications				
Analog-e-D-Bytal Conversion Requirements 292 EJTAG Timing Requirements 300 Internal PRC Accuracy 271 Internal RC				
ELTAG Timing Requirements   300   Internal FRC Accuracy   271   Internal RC Accuracy   272   Internal RC Accuracy   272   Internal RC Accuracy   273   Internal RC Accuracy   274   Internal RC Accuracy   275   Internal RC Accuracy   276   Internal RC Accuracy   276   Internal RC Accuracy   277   Internal RC Accuracy   278   Internal RC Accuracy   279   Internal RC Accuracy   279   Internal RC Accuracy   270   Internal	·		Customer Support	341
Internal FRC Accuracy			D	
Mineral RC Accuracy			DC and AC Characteristics	
OTG Electrical Specifications   298     Parallel Master Port Read Requirements   297     Parallel Master Port Read Requirements   298     Parallel Master Port Write Requirements   298     Parallel Master Port Write Requirements   298     Parallel Stave Port Requirements   298     Parallel Master Port Write Requirements   259     Power-Down Current (IPD)   262     Power-Down Current (IPD)   303     Development Support (IPD)   262     Power-Down Current (IPD)   303     Development Support (IPD)   262     Power-Down Current (IPD)   303     Development Support (IPD)   303     Development S				307
Parallel Master Port Note   295	•			
Parallel Master Port Write   298   Parallel Master Port Write Requirements   298   Parallel Master Port Write Requirements   298   Parallel Slave Port Requirements   298   Power-Down Current (IPD)   282   Power-Down Current (IPD)   282   Power-Down Current (IPD)   303   Power-Down Current (IPD)   304   Power-Down Current (IPD)   304   Power-Down Current (IPD)   304	•			
Parallel Master Port Write Requirements			• •	•
Parallel Slave Port Requirements   256				
Part	•			
Analog-to-Digital Converter (ADC)				
DC Characteristics (50 MHz)   302				
Idle Current (IDLE)	Analog-to-Digital Converter (ADC)	209		
Power-Down Current (IPD)   303	Assembler		· · · · · · · · · · · · · · · · · · ·	
Development Support.	MPASM Assembler	254		
Direct Memory Access (DMA) Controller	D			
ADC Module. 209 Comparator I/O Operating Modes 219 Comparator Voltage Reference 223 Connections for On-Chip Voltage Regulator 250 Core and Peripheral Modules 19 CPU 33 CTMU Configurations 277 DMA. 83 I2C Circuit. 174 Input Capture 157 Interrupt Controller 57 Interrupt Controller 58 Reset System 59 RECC 199 RESET System 59 RECC 199 RESET System 55 RIMER 2/3/4/5 (16-Bit) 147 Typical Multiplexed Port Structure 157 UART 191 WDT and Power-up Timer 153 Brown-out Reset (BOR) and On-Chip Voltage Regulator 250 CC Compilers MPLAB C18 CC Compilers MPLAB C18 Comparator Wodule 219 Comparator Voltage Reference (CVref 223 Configuring Analog Port Pins 28 CPU Architecture Overview 34  Electrical Characteristics 257 AC 269 External Clock Timer1 11ming Requirements 276 Timing Requirements 276 Timing Requirements 270 External Clock (50 MHz) Timing Requirements 270 Timing Requirements 270 External Clock (50 MHz) Timing Requirements 270 External Clock 10ming Requirements 270 Timing Requirements 270 External Clock 10ming Requirements 270 External Clock 10ming Requirements 270 Timing Requirements 270 External Clock 10ming Requirements 270 Externa			· ··	
Comparator I/O Operating Modes			Direct Memory Access (DMA) Controller	03
Comparator Voltage Reference   223   Connections for On-Chip Voltage Regulator   250   Core and Peripheral Modules   19   CPU   33   CTMU Configurations   19   CPU   33   CTMU Configurations   277   DMA   83   12C Circuit   174   Input Capture   157   Interrupt Controller   63   JTAG Programming, Debugging and Trace Ports   250   Output Compare Module   611   PMP Pinout and Connections to External Devices   189   Reset System   279   Norther Module   143   Timer (2) 3/4/5 (16-Bit)   147   Typical Multiplexed Port Structure   127   UART   181   WDT and Power-up Timer   153   Brown-out Reset (BOR)   and On-Chip Voltage Regulator   250   CC Compilers   MPLAB C18   Comparator Module   219   Comparator Voltage Reference (CVref   223   Configuration Bit   239   Configuration Bit   239   Configuration Bit   230   CPU   Architecture Overview   34   415   KB Flash)   40   PIC32/MX130/230 Devices   (16 KB RAM, 25 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX130/230 Devices   (21 KB RAM, 45 KB Flash)   40   PIC32/MX			E	
Comparator Voltage Reterence   225   Cone and Peripheral Modules   19   CPU   33   33   CTMU Configurations   19   CPU   33   33   CTMU Configurations   277   Time Measurement   227   DMA   83   12C Circuit   174   Input Capture   157   Interrupt Controller   63   JTAG Programming, Debugging and Trace Ports   250   Output Compare Module   165   Timer1   199   SPI Module   165   Timer1   199   SPI Module   165   Timer2/3/4/5 (16-Bit)   147   Typical Multiplexed Port Structure   127   UART   181   MDT and Power-up Timer   153   Brown-out Reset (BOR) and On-Chip Voltage Regulator   250   CC   Compilers   MPLAB C18   CC   Comparator Voltage Regulator   260   CC   Comparator Voltage Reference (CVref   223   Configuration Bit   239   Configuration Bit   239   Configuration Bit   239   Configuration Bit   230   CPU   Architecture Overview   34   415   KB Flash)   40   PIC32MX130/230 Devices   (16 KB RAM, 45 KB Flash)   40   PIC32MX130/230 Devices   (16 K			Electrical Characteristics	257
Cornections Or N-chirp voltage Regulator 290 Core and Peripheral Modules 19 CPU 33 CTMU Configurations 227 DMA 83 I2C Circuit 174 Input Capture 157 Interrupt Controller 63 JTAG Programming, Debugging and Trace Ports 250 Output Compare Module 61 PMP Pinout and Connections to External Devices 89 Reset System 79 RTCC 199 SPI Module 165 Timer1 143 Timer2/3/4/5 (16-Bit) 147 Typical Multiplexed Port Structure 177 UART 181 WDT and Power-up Timer 153 Brown-out Reset (BOR) 3nd On-Chip Voltage Regulator 250 C C Compilers MPLAB C18 C C Compilers MPLAB C18 C C Compilers Specifications 267 C C Compilers Specifications 267 C C Compilers MPLAB C18 C C Compilers MPLAB C18 C C Compilers Specifications 267 C C Compilers Provided Regulator 279 Comparator Voltage Reference (CVref 223 Configurations 240 Cornigurations 277 C MPLAB C18 C C Configurations 277 Timer1 Timing Requirements 276 Timer2 (3, 4, 5 Timing Requirements 276 Timer2, 3, 4, 5 Timer2, 3, 4, 5 Timer2, 3, 4, 5				
External Clock   Timer   Timing Requirements   275   Timer   Measurement   275   Timer   Measurement   275   Timer   Measurement   275   Timer   2,3,4,5 Timing Requirements   276   Timing Requirem				
CPU Configurations	•			
Time Measurement		33		275
Timing Requirements				
External Clock (50 MHz)   Timing Requirements   304				
Input Capture			- ·	270
Interrupt Controller				304
Start   Star	·			
Output Compare Module. 161 PMP Pinout and Connections to External Devices . 189 Reset System			F	
RTSP Operation			Flash Program Memory	53
Reset System	·			
RTCC			The second secon	
SPI Module	· · · · · · · · · · · · · · · · · · ·		I	
SPI Module       165       Parallel I/O (PIO)       128         Timer1       143       Write/Read Timing       128         Timer2/3/4/5 (16-Bit)       147       Input Change Notification       128         Typical Multiplexed Port Structure       127       Instruction Set       251         UART       181       Instruction Set       251         WDT and Power-up Timer       153       Inter-Integrated Circuit (I2C       173         Brown-out Reset (BOR)       165       Internal Voltage Reference Specifications       268         Brown-out Reset (BOR)       250       Internal Voltage Reference Specifications       268         Internal Voltage Reference Specifications       268       Internal Voltage Reference Specifications       268         C Compilers       M       M       Memory Maps       Memory Maps       PIC32MX110/210 Devices       (4 KB RAM, 16 KB Flash)       38         Comparator       Specifications       267, 268       (8 KB RAM, 32 KB Flash)       39         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         PIC32MX130/230       (16 KB RAM, 256 KB Flash)       43         PIC32MX130/230 Devices       (16 KB RAM, 64 KB Flash)       40         PIC32MX150/250 Devices <t< td=""><td></td><td></td><td>I/O Ports</td><td> 127</td></t<>			I/O Ports	127
Timer1				
Imper 2/3/4/5 (16-Bit)			` ,	
Typical Multiplexed Port Structure	,			
UART	Typical Multiplexed Port Structure	127	. •	
## Internal Voltage Reference Specifications				
Internet Address   341     Internet Address   14	WDT and Power-up Timer	153		
C Compilers  MPLAB C18	, ,			
C       IRG, Vector and Bit Location       64         C C Compilers       M         MPLAB C18       254         Charge Time Measurement Unit. See CTMU.       Memory Maps         Clock Diagram       74         Comparator       (4 KB RAM, 16 KB Flash)       38         PIC32MX120/220 Devices       (8 KB RAM, 32 KB Flash)       39         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         PIC32MX130/230       (16 KB RAM, 64 KB Flash)       43         PIC32MX130/230 Devices       (16 KB RAM, 64 KB Flash)       40         PIC32MX150/250 Devices       (32 KB RAM, 128 KB Flash)       41	and On-Chip Voltage Regulator	250	Interrupt Controller	63
C Compilers  MPLAB C18	C			
MPLAB C18       254         Charge Time Measurement Unit. See CTMU.       Memory Maps         Clock Diagram       74         Comparator       (4 KB RAM, 16 KB Flash)       38         PIC32MX120/220 Devices       (8 KB RAM, 32 KB Flash)       39         Comparator Module       219       PIC32MX130/230       (16 KB RAM, 256 KB Flash)       43         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         Configuration Bit       239       PIC32MX130/230 Devices       (16 KB RAM, 64 KB Flash)       40         CPU       PIC32MX150/250 Devices       (32 KB RAM, 18 KB Flash)       41				
Charge Time Measurement Unit. See CTMU.       Memory Maps         Clock Diagram       74       (4 KB RAM, 16 KB Flash)       38         Comparator       PIC32MX120/220 Devices       38         Specifications       267, 268       (8 KB RAM, 32 KB Flash)       39         Comparator Module       219       PIC32MX130/230       39         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         Configuration Bit       239       PIC32MX130/230 Devices       (16 KB RAM, 64 KB Flash)       40         CPU       PIC32MX150/250 Devices         Architecture Overview       34       (32 KB RAM, 128 KB Flash)       41	•	054	M	
Clock Diagram       74       (4 KB RAM, 16 KB Flash)       38         Comparator       Specifications       267, 268       (8 KB RAM, 32 KB Flash)       39         Comparator Module       219       PIC32MX120/220 Devices       39         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         Configuration Bit       239       PIC32MX130/230 Devices       43         Configuring Analog Port Pins       128       (16 KB RAM, 64 KB Flash)       40         CPU       PIC32MX150/250 Devices         Architecture Overview       34       (32 KB RAM, 128 KB Flash)       41		254	Memory Maps	
Clock Diagram       /4       (4 KB RAM, 16 KB Flash)       38         Comparator       Specifications       267, 268       PIC32MX120/220 Devices         Comparator Module       219       (8 KB RAM, 32 KB Flash)       39         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         Configuration Bit       239       PIC32MX130/230 Devices         Configuring Analog Port Pins       128       (16 KB RAM, 64 KB Flash)       40         CPU       PIC32MX150/250 Devices         Architecture Overview       34       (32 KB RAM, 128 KB Flash)       41	•		PIC32MX110/210 Devices	
Comparator   Specifications   267, 268   267, 268   (8 KB RAM, 32 KB Flash)   39	•	74		38
Comparator Module       219       (6 KB RAM, 32 KB Flash)       39         Comparator Voltage Reference (CVref       223       (16 KB RAM, 256 KB Flash)       43         Configuration Bit       239       PIC32MX130/230 Devices         Configuring Analog Port Pins       128       (16 KB RAM, 64 KB Flash)       40         CPU       PIC32MX150/250 Devices         Architecture Overview       34       (32 KB RAM, 128 KB Flash)       41	·			
Comparator Module	•	-	(8 KB RAM, 32 KB Flash)	39
Comparator Voltage Reference (CVref				
Configuration Bit				43
Configuring Analog Port Pins				
Architecture Overview		128		40
Architecture Overview		0.1		
				41
Coprocessor 0 Registers	Coprocessor U Registers	35		