

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx150f128bt-50i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber ⁽¹⁾				
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description
MCLR	26	1	32	18	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	25	28	31	17	Р	_	Positive supply for analog modules. This pin must be connected at all times.
AVss	24	27	30	16	Р	—	Ground reference for analog modules
Vdd	10	13	5, 13, 14, 23	28, 40	Р	_	Positive supply for peripheral logic and I/O pins
VCAP	17	20	22	7	Р	—	CPU logic filter capacitor connection
Vss	5, 16	8, 19	6, 12, 21	6, 29, 39	Р	_	Ground reference for logic and I/O pins. This pin must be connected at all times.
VREF+	27	2	33	19	I	Analog	Analog voltage reference (high) input
VREF-	28	3	34	20	I	Analog	Analog voltage reference (low) input
Legend:	CMOS = CM ST = Schmi		•			Analog = O = Outp	Analog input P = Power ut I = Input

TADI E 4 4. DINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

. , .
P = Powe
l = Input
— = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.




FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX120/220 DEVICES (8 KB RAM, 32 KB FLASH)

2: The size of this memory region is programmable (see Section 3. "Memory Organization" (DS60001115) in the "*PIC32 Family Reference Manual*") and can be changed by initialization code provided by end-user development tools (refer to the specific development tool documentation for information).




FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX130/230 DEVICES (16 KB RAM, 64 KB FLASH)

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24				DCRCDAT	4<31:24>						
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	DCRCDATA<23:16>										
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	DCRCDATA<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				DCRCDA	TA<7:0>						

REGISTER 9-5: DCRCDATA: DMA CRC DATA REGISTER

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

REGISTER 9-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24		DCRCXOR<31:24>										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	DCRCXOR<23:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	DCRCXOR<15:8>											
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				DCRCXO	R<7:0>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	—	—	_	—	_	—	_	_				
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16		_		_	_		_					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	CHCSIZ<15:8>											
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0		CHCSIZ<7:0>										

REGISTER 9-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell Size bits

1111111111111111 = 65,535 bytes transferred on an event

REGISTER 9-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	—	—	—	_	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	—	—	—	—	—	—		
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15:8	CHCPTR<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0				CHCPTF	R<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	_	_	_	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	_	_	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	_	_	_	—	—	—	—
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
	STALLIF		INE SOMEIFY /	IDLEIF		SUFIF		DETACHIF ⁽⁶⁾

REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settat	ble bit
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7	STALLIF: STALL Handshake Interrupt bit 1 = In Host mode a STALL handshake was received during the handshake phase of the transaction In Device mode a STALL handshake was transmitted during the handshake phase of the transaction 0 = STALL handshake has not been sent
bit 6	ATTACHIF: Peripheral Attach Interrupt bit ⁽¹⁾ 1 = Peripheral attachment was detected by the USB module 0 = Peripheral attachment was not detected
bit 5	RESUMEIF: Resume Interrupt bit ⁽²⁾ 1 = K-State is observed on the D+ or D- pin for 2.5 μs 0 = K-State is not observed
bit 4	IDLEIF: Idle Detect Interrupt bit 1 = Idle condition detected (constant Idle state of 3 ms or more) 0 = No Idle condition detected
bit 3	TRNIF: Token Processing Complete Interrupt bit ⁽³⁾ 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information 0 = Processing of current token not complete
bit 2	SOFIF: SOF Token Interrupt bit 1 = SOF token received by the peripheral or the SOF threshold reached by the host 0 = SOF token was not received nor threshold reached
bit 1	UERRIF : USB Error Condition Interrupt bit ⁽⁴⁾ 1 = Unmasked error condition has occurred 0 = Unmasked error condition has not occurred
bit 0	<pre>URSTIF: USB Reset Interrupt bit (Device mode)⁽⁵⁾ 1 = Valid USB Reset has occurred 0 = No USB Reset has occurred DETACHIF: USB Detach Interrupt bit (Host mode)⁽⁶⁾ 1 = Peripheral detachment was detected by the USB module 0 = Peripheral detachment was not detected</pre>
3 2 5	 This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for 2.5 µs, and the current bus state is not SE0. When not in Suspend mode, this interrupt should be disabled. Clearing this bit will cause the STAT FIFO to advance. Only error conditions enabled through the U1EIE register will set this bit. Device mode. Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31:24		_	—	—	_	—	_	_
22:16	U-0	U-0						
23:16		_	—	—			_	
15:0	U-0	U-0						
15:8		—	—	—	—	-	—	—
	R/W-0	R/W-0						
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE ⁽¹⁾ EOFEE ⁽²⁾	PIDEE

REGISTER 10-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Legend:

0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

	•
bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit
	1 = BTSEF interrupt is enabled
	0 = BTSEF interrupt is disabled
bit 6	BMXEE: Bus Matrix Error Interrupt Enable bit
	1 = BMXEF interrupt is enabled
	0 = BMXEF interrupt is disabled
bit 5	DMAEE: DMA Error Interrupt Enable bit
	1 = DMAEF interrupt is enabled
	0 = DMAEF interrupt is disabled
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	1 = BTOEF interrupt is enabled
	0 = BTOEF interrupt is disabled
bit 3	DFN8EE: Data Field Size Error Interrupt Enable bit
	1 = DFN8EF interrupt is enabled
	0 = DFN8EF interrupt is disabled

- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
 - 1 = CRC16EF interrupt is enabled
 - 0 = CRC16EF interrupt is disabled
- bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit⁽¹⁾
 - 1 = CRC5EF interrupt is enabled
 - 0 = CRC5EF interrupt is disabled
 - EOFEE: EOF Error Interrupt Enable bit⁽²⁾
 - 1 = EOF interrupt is enabled
 - 0 = EOF interrupt is disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
 - 1 = PIDEF interrupt is enabled
 - 0 = PIDEF interrupt is disabled
- Note 1: Device mode.
 - 2: Host mode.

Note: For an interrupt to propagate the USBIF register, the UERRIE (U1IE<1>) bit must be set.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	—	_			—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	-	_	-	—	_	_	-	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_		[pin name	P]R<3:0>	

REGISTER 11-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER

Legend:

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-4 Unimplemented: Read as '0'

bit 3-0 [*pin name*]R<3:0>: Peripheral Pin Select Input bits Where [*pin name*] refers to the pins that are used to configure peripheral input mapping. See Table 11-1 for input pin selection values.

Note: Register values can only be changed if the Configuration bit, IOLOCK (CFGCON<13>), = 0.

REGISTER 11-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	—	_	—		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	-	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	—	_	—	_	—	_	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_				RPnR	<3:0>	

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 **RPnR<3:0>:** Peripheral Pin Select Output bits See Table 11-2 for output pin selection values.

Note: Register values can only be changed if the Configuration bit, IOLOCK (CFGCON<13>), = 0.

NOTES:

REGISTER 22-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)

- 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
 - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 **ASAM:** ADC Sample Auto-Start bit

1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set.

- 0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit⁽²⁾

1 = The ADC sample and hold amplifier is sampling

0 = The ADC sample/hold amplifier is holding

When ASAM = 0, writing '1' to this bit starts sampling.

When SSRC = 000, writing '0' to this bit will end sampling and start conversion.

- bit 0 DONE: Analog-to-Digital Conversion Status bit⁽³⁾
 1 = Analog-to-digital conversion is done
 0 = Analog-to-digital conversion is not done or has not started Clearing this bit will not affect any operation in progress.
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—		_	_	_	—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	_	_		—	_
45.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	ON ⁽¹⁾	COE	CPOL ⁽²⁾	_	—	—	—	COUT
7.0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL	_<1:0>		CREF	_	_	CCH	<1:0>

REGISTER 23-1: CMXCON: COMPARATOR CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Comparator ON bit⁽¹⁾
 - 1 = Module is enabled. Setting this bit does not affect the other bits in this register
 - 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 **COE:** Comparator Output Enable bit
 - 1 = Comparator output is driven on the output CxOUT pin
 - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit⁽²⁾
 - 1 = Output is inverted
 - 0 = Output is not inverted
- bit 12-9 Unimplemented: Read as '0'
- bit 8 **COUT:** Comparator Output bit
 - 1 = Output of the Comparator is a '1'
 - 0 = Output of the Comparator is a '0'
- bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits
 - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
 - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
 - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
 - 00 = Comparator interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Positive Input Configure bit
 - 1 = Comparator non-inverting input is connected to the internal CVREF
 - 0 = Comparator non-inverting input is connected to the CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
 - 11 = Comparator inverting input is connected to the IVREF
 - 10 = Comparator inverting input is connected to the CxIND pin
 - 01 = Comparator inverting input is connected to the CxINC pin
 - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 18-10 **PWP<8:0>:** Program Flash Write-Protect bits⁽³⁾

DIT 18-10	PWP<8:0>: Program Flash Write-Protect bits ³⁰
	Prevents selected program Flash memory pages from being modified during code execution. 11111111 = Disabled
	111111110 = Memory below 0x0400 address is write-protected
	111111101 = Memory below 0x0400 address is write-protected
	111111100 = Memory below 0x0000 address is write-protected
	111111001 = Memory below 0x0000 address is write-protected
	111111010 = Memory below 0x1000 (44) address is write-protected
	111111001 = Memory below 0x1400 address is write-protected
	111111000 = Memory below 0x1000 address is write-protected
	111110111 = Memory below 0x2000 (8K) address is write-protected
	111110110 = Memory below 0x2400 address is write-protected
	111110101 = Memory below 0x2800 address is write-protected
	111110100 = Memory below 0x2C00 address is write-protected
	111110011 = Memory below 0x3000 address is write-protected
	111110010 = Memory below 0x3400 address is write-protected
	111110001 = Memory below 0x3800 address is write-protected
	111110000 = Memory below 0x3C00 address is write-protected
	111101111 = Memory below 0x4000 (16K) address is write-protected
	•
	•
	• 110111111 = Memory below 0x10000 (64K) address is write-protected
	•
	•
	•
	101111111 = Memory below 0x20000 (128K) address is write-protected
	•
	•
	011111111 = Memory below 0x40000 (256K) address is write-protected
	•
	•
	00000000 = All possible memory is write-protected
bit 9-5	Reserved: Write '1'
bit 4-3	ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits ⁽²⁾
	11 = PGEC1/PGED1 pair is used
	10 = PGEC2/PGED2 pair is used
	01 = PGEC3/PGED3 pair is used
	00 = PGEC4/PGED4 pair is used ⁽²⁾
bit 2	JTAGEN: JTAG Enable bit ⁽¹⁾
bit 2	1 = JTAG is enabled
	0 = JTAG is disabled
bit 1-0	DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
	1x = Debugger is disabled
	0x = Debugger is enabled
Note 1:	This bit sets the value for the JTAGEN bit in the CFGCON register.
	-
2:	The PGEC4/PGED4 pin pair is not available on all devices. Refer to the " Pin Diagrams " section for
	availability.
-	

3: The PWP<8:7> bits are only available on devices with 256 KB Flash.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1		
31:24	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	_		_	_		
23:16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1		
23.10	—	—	_	—	_		-	—		
15.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P		
15:8	USERID<15:8>									
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P		
7:0				USERID<	7:0>					

REGISTER 27-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 FVBUSONIO: USB VBUSON Selection bit

- 1 = VBUSON pin is controlled by the USB module 0 = VBUSON pin is controlled by the port function
- bit 30 **FUSBIDIO:** USB USBID Selection bit 1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function
- bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 28 PMDI1WAY: Peripheral Module Disable Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 27-16 Reserved: Write '1'
- bit 15-0 USERID<15:0>: User ID bits

This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG.

АС СНА	RACTERI	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		40 40	MHz MHz	EC (Note 4) ECPLL (Note 3)	
OS11		Oscillator Crystal Frequency	3	—	10	MHz	XT (Note 4)	
OS12			4	—	10	MHz	XTPLL (Notes 3,4)	
OS13			10	—	25	MHz	HS (Note 5)	
OS14			10	-	25	MHz	HSPLL (Notes 3,4)	
OS15			32	32.768	100	kHz	Sosc (Note 4)	
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)	—	—	_	—	See parameter OS10 for Fosc value	
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc	-	—	ns	EC (Note 4)	
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	—	—	0.05 x Tosc	ns	EC (Note 4)	
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 4)	
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	—	2	_	ms	(Note 4)	
OS42	Gм	External Oscillator Transconductance (Primary Oscillator only)	—	12	—	mA/V	VDD = 3.3V, TA = +25°C (Note 4)	

TABLE 30-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.

2: Instruction cycle period (Tcr) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.

3: PLL input requirements: 4 MHz \leq FPLLIN \leq 5 MHz (use PLL prescaler to reduce FOSC). This parameter is characterized, but tested at 10 MHz only at manufacturing.

4: This parameter is characterized, but not tested in manufacturing.

TABLE 30-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

AC CHA	RACTERIS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$							
Param. No.	Symbol	Charact	eristics	Min. Max. Units Conditions						
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	—			
		Hold Time	400 kHz mode	600	—	ns				
			1 MHz mode (Note 1)	250		ns				
IS40	TAA:SCL	Output Valid from Clock	100 kHz mode	0	3500	ns	—			
			400 kHz mode	0	1000	ns				
			1 MHz mode (Note 1)	0	350	ns				
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus			
			400 kHz mode	1.3		μS	must be free before a new			
			1 MHz mode (Note 1)	0.5	-	μS	transmission can start			
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	—			

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

AC CHARAG	CTERISTIC	S ⁽²⁾	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.5V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
ADC Speed	TAD Min.	Sampling Time Min.	Rs Max.	Rs Max. VDD ADC Channels Con				
1 Msps to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	ANX CHX ADC			
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX CHX ANX OF VREF-			

TABLE 30-35:10-BIT CONVERSION RATE PARAMETERS

Note 1: External VREF- and VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

3: The ADC module is functional at VBORMIN < VDD < 2.5V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY




FIGURE 30-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)

TABLE 31-5: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
MOS10		External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		50 50		EC (Note 2) ECPLL (Note 1)

Note 1: PLL input requirements: 4 MHz \leq FPLLIN \leq 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.

2: This parameter is characterized, but not tested in manufacturing.

TABLE 31-6:SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
MSP10	TscL	SCKx Output Low Time (Note 1,2)	Тѕск/2		—	ns	_
MSP11	TscH	SCKx Output High Time (Note 1,2)	Тѕск/2	_	_	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

2: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

TABLE 31-7: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. Max. Units Condit				
MSP10	TscL	SCKx Output Low Time (Note 1,2)	Тѕск/2	_		ns	_
MSP11	TSCH	SCKx Output High Time (Note 1,2)	Тѕск/2	_	_	ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 32-1: I/O OUTPUT VOLTAGE HIGH (VOH)

