

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XEI

Betans	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx150f128dt-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4:PIN NAMES FOR 28-PIN USB DEVICES

28	28-PIN SOIC, SPDIP, SSOP (TOP VIEW) ^(1,2,3)													
	1 SSOP	28	1 28 1 28 SOIC SPDIP											
	PIC32MX210F016B PIC32MX220F032B PIC32MX230F064B PIC32MX230F256B PIC32MX250F128B PIC32MX270F256B													
Pin #	Full Pin Name	Pin #	Full Pin Name											
Pin #	Full Pin Name	Pin #	Full Pin Name											
1	MCLR	15	VBUS											
1	MCLR	15	VBUS											
	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
1	MCLR	15	VBUS											
2	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
1	MCLR	15	VBUS											
2	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
1	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	15	VBUS											
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
5		19	Vss											
1	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	15	VBUS											
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
5		19	Vss											
6		20	Vcap											
1	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3	15	VBUS											
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
5		19	Vss											
6		20	Vcap											
7		21	PGED2/RPB10/D+/CTED11/RB10											
1	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss	15	VBUS											
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
5		19	Vss											
6		20	Vcap											
7		21	PGED2/RPB10/D+/CTED11/RB10											
8		22	PGEC2/RPB11/D-/RB11											
1	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss OSC1/CLKI/RPA2/RA2	15	VBUS											
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
5		19	Vss											
6		20	VCAP											
7		21	PGED2/RPB10/D+/CTED11/RB10											
8		22	PGEC2/RPB11/D-/RB11											
9		23	VUSB3V3											
1 2 3 4 5 6 7 8 9 10	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3	15 16 17 18 19 20 21 21 22 23 24	VBUS TDI/RPB7/CTED3/PMD5/INT0/RB7 TCK/RPB8/SCL1/CTED10/PMD4/RB8 TDO/RPB9/SDA1/CTED4/PMD3/RB9 VSS VCAP PGED2/RPB10/D+/CTED11/RB10 PGEC2/RPB11/D-/RB11 VUSB3V3 AN11/RPB13/CTPLS/PMRD/RB13											
1	MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4	15	VBUS											
2		16	TDI/RPB7/CTED3/PMD5/INT0/RB7											
3		17	TCK/RPB8/SCL1/CTED10/PMD4/RB8											
4		18	TDO/RPB9/SDA1/CTED4/PMD3/RB9											
5		19	Vss											
6		20	VcAP											
7		21	PGED2/RPB10/D+/CTED11/RB10											
8		22	PGEC2/RPB11/D-/RB11											
9		23	VUSB3V3											
10		24	AN11/RPB13/CTPLS/PMRD/RB13											
11		25	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB											

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

TABLE 1-1: **PINOUT I/O DESCRIPTIONS**

		Pin Nu	nber ⁽¹⁾									
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description					
AN0	27	2	33	19	I	Analog	Analog input channels.					
AN1	28	3	34	20	I	Analog						
AN2	1	4	35	21		Analog						
AN3	2	5	36	22		Analog						
AN4	3	6	1	23	I	Analog						
AN5	4	7	2	24	I	Analog						
AN6	_	_	3	25	I	Analog						
AN7	_	_	4	26	I	Analog						
AN8	_	_	_	27	I	Analog						
AN9	23	26	29	15	I	Analog						
AN10	22	25	28	14	I	Analog						
AN11	21	24	27	11	I	Analog						
AN12	20 ⁽²⁾	23 ⁽²⁾	26 ⁽²⁾ 11 ⁽³⁾	10 ⁽²⁾ 36 ⁽³⁾	1	Analog	*					
CLKI	6	9	7	30	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.					
CLKO	7	10	8	31	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.					
OSC1	6	9	7	30	I	ST/CMOS	-					
OSC2	7	10	8	31	0	-	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.					
SOSCI	8	11	9	33	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.					
SOSCO	9	12	10	34	0	—	32.768 kHz low-power oscillator crystal output.					
REFCLKI	PPS	PPS	PPS	PPS		ST	Reference Input Clock					
REFCLKO	PPS	PPS	PPS	PPS	0	—	Reference Output Clock					
IC1	PPS	PPS	PPS	PPS		ST	Capture Inputs 1-5					
IC2	PPS	PPS	PPS	PPS	1	ST	1					
IC3	PPS	PPS	PPS	PPS	1	ST	1					
IC4	PPS	PPS	PPS	PPS		ST	1					
IC5	PPS	PPS	PPS	PPS		ST	1					
	ST = Schm	MOS compa itt Trigger in input buffer			•	O = Outp	Analog inputP = PowerutI = Inputeripheral Pin Select— = N/A					

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability. 2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

		Pin Nu	mber ⁽¹⁾			-	
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description
RC0	—	—	3	25	I/O	ST	PORTC is a bidirectional I/O port
RC1	—	—	4	26	I/O	ST	
RC2	—	—	_	27	I/O	ST	
RC3	—	—	11	36	I/O	ST	_
RC4	—	—	_	37	I/O	ST	_
RC5	—			38	I/O	ST	_
RC6		—	_	2	I/O	ST	_
RC7	—		—	3	I/O	ST	_
RC8	—	—	—	4	I/O	ST	_
RC9		- 40	20	5	I/O	ST	Time and an element all all in must
T1CK T2CK	9 PPS	12	10	34		ST	Timer1 external clock input
T3CK	PPS PPS	PPS PPS	PPS PPS	PPS PPS		ST ST	Timer2 external clock input Timer3 external clock input
T4CK	PPS	PPS	PPS	PPS	1	ST	Timer4 external clock input
T5CK	PPS	PPS	PPS	PPS		ST	Timer5 external clock input
	PPS	PPS	PPS	PPS		ST	UART1 clear to send
U1RTS	PPS	PPS	PPS	PPS		51	
U1RX	PPS PPS	PPS PPS	PPS PPS	PPS PPS	0	ST	UART1 ready to send UART1 receive
U1TX	PPS	PPS	PPS	PPS	-		
					0		UART1 transmit
U2CTS	PPS	PPS	PPS	PPS	I	ST	UART2 clear to send
U2RTS	PPS	PPS	PPS	PPS	0		UART2 ready to send
U2RX	PPS	PPS	PPS	PPS	I	ST	UART2 receive
U2TX	PPS	PPS	PPS	PPS	0		UART2 transmit
SCK1	22	25	28	14	I/O	ST	Synchronous serial clock input/output for SPI1
SDI1	PPS	PPS	PPS	PPS	I	ST	SPI1 data in
SDO1	PPS	PPS	PPS	PPS	0	_	SPI1 data out
SS1	PPS	PPS	PPS	PPS	I/O	ST	SPI1 slave synchronization or frame pulse I/O
SCK2	23	26	29	15	I/O	ST	Synchronous serial clock input/output for SPI2
SDI2	PPS	PPS	PPS	PPS		ST	SPI2 data in
SDO2	PPS	PPS	PPS	PPS	0	_	SPI2 data out
SS2	PPS	PPS	PPS	PPS	I/O	ST	SPI2 slave synchronization or frame pulse I/O
SCL1	14	17	18	44	I/O	ST	Synchronous serial clock input/output for I2C1
	ST = Schm TTL = TTL	MOS compa itt Trigger in input buffer	put with CN	MOS levels		O = Outp PPS = P	Analog input P = Power

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

3.2 Architecture Overview

The MIPS32 M4K processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e[®] Support
- · Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32 M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32 M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1:MIPS32[®] M4K[®] PROCESSOR CORE HIGH-PERFORMANCE INTEGERMULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Opcode	Operand Size (mul <i>rt</i>) (div <i>rs</i>)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32




FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX130/230 DEVICES (16 KB RAM, 64 KB FLASH)

9.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS60001117), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32, such as Peripheral Bus devices: SPI, UART, PMP, etc., or memory itself. Figure 9-1 show a block diagram of the DMA Controller module.

The DMA Controller module has the following key features:

- Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination

FIGURE 9-1: DMA BLOCK DIAGRAM

- Fixed priority channel arbitration
- · Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- · Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- · Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable




TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3170	DCH1SSIZ	31:16	—	_	—	_		_	_	_	_		-	_	-	—	_		0000
5170	DOITIOUS	15:0								CHSSIZ	2<15:0>								0000
3180	DCH1DSIZ	31:16	_	_		—	—	—	_	-	—	—	_		_	—	_	—	0000
5100	DOITIDOIZ	15:0								CHDSIZ	2<15:0>								0000
3190	DCH1SPTR	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	_	_	0000
0100		15:0								CHSPTI	R<15:0>								0000
31A0	DCH1DPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
017.00		15:0								CHDPT	R<15:0>								0000
31B0	DCH1CSIZ	31:16	_	_	—	—	—	—	_	_	—	—	_	—	—	—	—	-	0000
0.20		15:0								CHCSIZ	2<15:0>								0000
31C0	DCH1CPTR	31:16	_	_	_	—	—	—	_	_	—	—	—		—	—	—		0000
		15:0								CHCPTI	R<15:0>								0000
31D0	DCH1DAT	31:16	—	_	—	—	—	—	—	_	_	—	—		—	—	—		0000
0.20		15:0	—	_	—	—	—	—	—	_				CHPDA					0000
31F0	DCH2CON	31:16	—	_	—	—	—	—	—	_	_	_	_	_	_	—	—		0000
0.20			CHBUSY	_	_	—	_	_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	<1:0>	0000
31F0	DCH2ECON	31:16	_	_	—	—	—	—	_	_				CHAIR					00FF
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	—	—	FF00
3200	DCH2INT	31:16	—	—	—	—	—	—	_	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_		—	—	—			CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3210	DCH2SSA	31:16								CHSSA	<31:0>								0000
		15:0																	0000
3220		31:16								CHDSA	<31:0>								0000
		15:0								1									0000
3230	DCH2SSIZ	31:16		—	—	—	—	—	—		—	—	—	—	—	—	—	—	0000
		15:0								CHSSIZ	2<15:0>								0000
3240	DCH2DSIZ	31:16			—	_	—	_	_	<u> </u>	—	—	—	—	—	—	_	—	0000
		15:0								CHDSIZ	2<15:0>								0000
3250	DCH2SPTR	31:16			—	_	—	_	_	<u> </u>	—	—	—	—	—	—	_		0000
		15:0								CHSPTI	≺<15:0>								0000
3260	DCH2DPTR	31:16			—	_	—	_	_	—	—	—	—	—	—	—	—	—	0000
		15:0								CHDPTI	R<15:0>								0000
3270	DCH2CSIZ	31:16		_	—	—	—	—	—		—	—	—	—	—	—	_		0000
		15:0								CHCSI2 exadecimal									0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

INE OIOT	LK 10-J.		Bit Bit Bit Bit Bit Bit 25/17/9/1 Bit 24/16/8/0 0 0-0 <td< th=""></td<>										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6											
31:24	U-0	U-0	U-0	U-0	U-0	U-0 U-0 U-0 U		U-0					
31.24	—	—	-	—	_	_	—	_					
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23.10	—	—	-	—	_	_	—	_					
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
15.0	—	—		—	_	_	—	—					
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
7:0	UACTPND —			USLPGRD	USBBUSY ⁽¹⁾	_	USUSPEND	USBPWR					

REGISTER 10-5: U1PWRC: USB POWER CONTROL REGISTER

Legend:

zogonai							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

- bit 7 UACTPND: USB Activity Pending bit
 - 1 = USB bus activity has been detected; however, an interrupt is pending, which has yet to be generated
 0 = An interrupt is not pending
- bit 6-5 Unimplemented: Read as '0'
- bit 4 USLPGRD: USB Sleep Entry Guard bit
 - 1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
 - 0 = USB module does not block Sleep entry
- bit 3 USBBUSY: USB Module Busy bit⁽¹⁾
 - 1 = USB module is active or disabled, but not ready to be enabled
 - 0 = USB module is not active and is ready to be enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 USUSPEND: USB Suspend Mode bit
 - 1 = USB module is placed in Suspend mode
 - (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)
 - 0 = USB module operates normally
- bit 0 USBPWR: USB Operation Enable bit
 - 1 = USB module is turned on
 - 0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

Note 1: When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

TABL	E 11-7:	PEI	RIPHER		SELEC		PUT RE	GISTER	MAP (CONTIN	IUED)								
SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB4C	RPB8R	31:16	_	-	—	-	_	-	_	_	-	—	_	—	_	_	_	—	0000
1040	IN DOIX	15:0	_		—		—		_	—			—	—		RPB8	<3:0>		0000
FB50	RPB9R	31:16	—	—	—	—	—	—	_	—	—	—	—	—	_	—	—	—	0000
1 830	KF D9K	15:0	—	_	—	_	—	—	-		_	—	—	—		RPB9	<3:0>		0000
FB54	RPB10R	31:16	—	_	—	_	—	—	-		_	—	—	—	-	_	—	—	0000
FB34	REDIUR	15:0	—	—	_	—	—	_			—	—	—	—		RPB1	0<3:0>		0000
FB58	RPB11R	31:16	—	—	_	—	—	_			—	—	—	—			_	—	0000
FB30	RPBIIR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	1<3:0>		0000
FB60	RPB13R	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB00	RPBISR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	3<3:0>		0000
ED64	RPB14R	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB64	KFD14K	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	4<3:0>		0000
FB68	RPB15R	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB00	RPBIOR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	5<3:0>		0000
FB6C	RPC0R ⁽³⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FBOC	RECOR	15:0	—	—	—	—	—	—	-		—	—	-	—		RPCC	<3:0>		0000
FB70	RPC1R ⁽³⁾	31:16	_	—	_	—	—	_			—	—	—	—			_	—	0000
FB/U	RPUIK	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC1	<3:0>		0000
FB74	RPC2R ⁽¹⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB/4	RP62R ⁴	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC2	<3:0>		0000
FB78	RPC3R ⁽³⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB/0	RPGSR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC3	<3:0>		0000
FB7C	RPC4R ⁽¹⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB/C	RPC4R ^V	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC4	<3:0>		0000
FB80	RPC5R ⁽¹⁾	31:16		—	—	—	—	—	_		—	_	—	—	_	_	_	_	0000
FB80	RPUSK"	15:0					—	_	_	_	_		—	—		RPC5	i<3:0>		0000
FB84	RPC6R ⁽¹⁾	31:16					—	_	_	_	_		—	—	_	—		—	0000
FB04	RPU0K"	15:0					—	_	_	_	_		—	—		RPC	<3:0>		0000
FB88	RPC7R ⁽¹⁾	31:16		—		—	—	—	_		—		—	—	_	_	—		0000
F B 08	RPU/R ⁽¹⁾	15:0	_	_	—	_	_	—	—	_	—		_	_		RPC7	<3:0>		0000

OT AUTOUT DEALATED MAD

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register is only available on 44-pin devices. Note 1:

2: 3:

This register is only available on PIC32MX1XX devices. This register is only available on 36-pin and 44-pin devices.

								., _, _,
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	U-0	U-0 U-0		U-0	U-0	U-0	U-0	U-0
31:24			_	_	_			—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_	_	—	-	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	_	SIDL	_	_			—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_					_	_

REGISTER 11-3: CNCONX: CHANGE NOTICE CONTROL FOR PORTX REGISTER (X = A, B, C)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Change Notice (CN) Control ON bit
 - 1 = CN is enabled
 - 0 = CN is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Control bit
 - 1 = Idle mode halts CN operation
 - 0 = Idle does not affect CN operation
- bit 12-0 Unimplemented: Read as '0'

14.1 Watchdog Timer Control Registers

TABLE 14-1: WATCHDOG TIMER CONTROL REGISTER MAP

ess		Ċ,									Bits								s
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	WDTCON	31:16	_	—	_	—	_		_	_	-	_	_	_	_	—	-	—	0000
0000	WDICON	15:0	ON												0000				

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.


16.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation. The following are some of the key features:

- · Multiple Output Compare Modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base





NOTES:

20.0 PARALLEL MASTER PORT (PMP)


Note:	This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128),
	which is available from the <i>Documentation</i> > <i>Reference Manual</i> section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PMP is a parallel 8-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. Key features of the PMP module include:

- Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode
 - up to 11 address lines with single Chip Select
 - up to 12 address lines without Chip Select
- One Chip Select line
- Programmable strobe options
 - Individual read and write strobes or;
 - Read/write strobe with enable strobe
- · Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- · Legacy parallel slave port support
- · Enhanced parallel slave support
- Address support
- 4-byte deep auto-incrementing buffer
- Programmable Wait states
- · Selectable input voltage levels

Figure 20-1 illustrates the PMP module block diagram.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	—	_	_	-	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	0N ⁽¹⁾	_	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7:0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
	CSF<	1:0> (2)	ALP ⁽²⁾		CS1P ⁽²⁾	_	WRSP	RDSP

REGISTER 20-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Parallel Master Port Enable bit⁽¹⁾
 - 1 = PMP enabled
 - 0 = PMP disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when the device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode
- bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
 - 11 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper 8 bits are not used
 - 10 = All 16 bits of address are multiplexed on PMD<7:0> pins
 - 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<10:8> and PMA<14>
 - 00 = Address and data appear on separate pins
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port enabled
 - 0 = PMWR/PMENB port disabled
- bit 8 PTRDEN: Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port enabled
 - 0 = PMRD/PMWR port disabled
- bit 7-6 CSF<1:0>: Chip Select Function bits⁽²⁾
 - 11 = Reserved
 - 10 = PMCS1 functions as Chip Select
 - 01 = PMCS1 functions as PMA<14>
 - 00 = PMCS1 functions as PMA<14>
- bit 5 ALP: Address Latch Polarity bit⁽²⁾
 - 1 = Active-high (PMALL and PMALH)
 - $0 = \text{Active-low} (\overline{\text{PMALL}} \text{ and } \overline{\text{PMALH}})$
 - **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

NOTES:

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) bit 24 EDG1STAT: Edge1 Status bit Indicates the status of Edge1 and can be written to control edge source 1 = Edge1 has occurred 0 = Edge1 has not occurred EDG2MOD: Edge2 Edge Sampling Select bit bit 23 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 EDG2POL: Edge 2 Polarity Select bit 1 = Edge2 programmed for a positive edge response 0 = Edge2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = C3OUT pin is selected 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected 0010 = CTED2 pin is selected 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected bit 17-16 Unimplemented: Read as '0' bit 15 **ON:** ON Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' bit 13 CTMUSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when the device enters Idle mode 0 = Continue module operation when the device enters Idle mode TGEN: Time Generation Enable bit⁽¹⁾ bit 12 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.


REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 18-10 **PWP<8:0>:** Program Flash Write-Protect bits⁽³⁾


DIT 18-10	PWP<8:0>: Program Flash Write-Protect bits
	Prevents selected program Flash memory pages from being modified during code execution. 111111111 = Disabled
	111111110 = Memory below 0x0400 address is write-protected
	111111101 = Memory below 0x0400 address is write-protected
	111111100 = Memory below 0x0000 address is write-protected
	111111001 = Memory below 0x0000 address is write-protected
	111111010 = Memory below 0x1000 (44) address is write-protected
	111111001 = Memory below 0x1400 address is write-protected
	111111000 = Memory below 0x1000 address is write-protected
	111110111 = Memory below 0x2000 (8K) address is write-protected
	111110110 = Memory below 0x2400 address is write-protected
	111110101 = Memory below 0x2800 address is write-protected
	111110100 = Memory below 0x2C00 address is write-protected
	111110011 = Memory below 0x3000 address is write-protected
	111110010 = Memory below 0x3400 address is write-protected
	111110001 = Memory below 0x3800 address is write-protected
	111110000 = Memory below 0x3C00 address is write-protected
	111101111 = Memory below 0x4000 (16K) address is write-protected
	•
	•
	• 110111111 = Memory below 0x10000 (64K) address is write-protected
	•
	•
	•
	101111111 = Memory below 0x20000 (128K) address is write-protected
	•
	011111111 = Memory below 0x40000 (256K) address is write-protected
	•
	00000000 = All possible memory is write-protected
bit 9-5	Reserved: Write '1'
bit 4-3	ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits ⁽²⁾
	11 = PGEC1/PGED1 pair is used
	10 = PGEC2/PGED2 pair is used
	01 = PGEC3/PGED3 pair is used
	00 = PGEC4/PGED4 pair is used ⁽²⁾
bit 2	JTAGEN: JTAG Enable bit ⁽¹⁾
5112	1 = JTAG is enabled
	0 = JTAG is disabled
bit 1-0	DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
	1x = Debugger is disabled
	0x = Debugger is enabled
Note 1:	This bit sets the value for the JTAGEN bit in the CFGCON register.
	-
2:	
2:	The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "Pin Diagrams" section for availability.

3: The PWP<8:7> bits are only available on devices with 256 KB Flash.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY







PIC32MX1XX/2XX 28/36/44-PIN FAMILY

U1OTGSTAT (USB OTG Status)	110
U1PWRC (USB Power Control)	112
U1SOF (USB SOF Threshold)	123
U1STAT (USB Status)	118
U1TOK (USB Token)	122
UxMODE (UARTx Mode)	183
UxSTA (UARTx Status and Control)	185
WDTCON (Watchdog Timer Control)	155
Resets	
Revision History	329
RTCALRM (RTC ALARM Control)	203

S

Serial Peripheral Interface (SPI)	165
Software Simulator (MPLAB SIM)	
Special Features	239

Т

Timer1 Module Timer2/3, Timer4/5 Modules Timing Diagrams	
10-Bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	293
10-Bit Analog-to-Digital Conversion (ASAM = 1,	
SSRC<2:0> = 111, SAMC<4:0> = 00001)	294
EJTAG	300
External Clock	269
I/O Characteristics	272
I2Cx Bus Data (Master Mode)	283
I2Cx Bus Data (Slave Mode)	286
I2Cx Bus Start/Stop Bits (Master Mode)	283
I2Cx Bus Start/Stop Bits (Slave Mode)	286
Input Capture (CAPx)	276
OCx/PWM	
Output Compare (OCx)	277
Parallel Master Port Read	296
Parallel Master Port Write	297

Parallel Slave Port	. 295
SPIx Master Mode (CKE = 0)	. 278
SPIx Master Mode (CKE = 1)	. 279
SPIx Slave Mode (CKE = 0)	. 280
SPIx Slave Mode (CKE = 1)	. 281
Timer1, 2, 3, 4, 5 External Clock	. 275
UART Reception	. 187
UART Transmission (8-bit or 9-bit Data)	. 187
Timing Requirements	
CLKO and I/O	. 272
Timing Specifications	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	
Simple OCx/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
SPIx Slave Mode Requirements (CKE = 0)	. 280
Timing Specifications (50 MHz)	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
SPIx Slave Mode Requirements (CKE = 0)	. 305
U	
	101

UART	
USB On-The-Go (OTG)	103
V	
VCAP nin	250

VCAP pin	
Voltage Regulator (On-Chip)	250
W	
M/M/M/ Addross	2/1

WWW Address	. 341
WWW, On-Line Support	16