



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx170f256bt-50i-ss

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 1-1: **PINOUT I/O DESCRIPTIONS**

		Pin Nu	nber <sup>(1)</sup>								
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description				
AN0	27	2	33	19		Analog	Analog input channels.				
AN1	28	3	34	20	I	Analog					
AN2	1	4	35	21		Analog					
AN3	2	5	36	22		Analog					
AN4	3	6	1	23	I	Analog					
AN5	4	7	2	24	I	Analog					
AN6	_	_	3	25	1	Analog					
AN7	_	_	4	26	I	Analog					
AN8	_	_	_	27	I	Analog					
AN9	23	26	29	15	I	Analog					
AN10	22	25	28	14	I	Analog					
AN11	21	24	27	11	I	Analog					
AN12	20 <sup>(2)</sup>	23 <sup>(2)</sup>	26 <sup>(2)</sup> 11 <sup>(3)</sup>	10 <sup>(2)</sup> 36 <sup>(3)</sup>	1	Analog	*				
CLKI	6	9	7	30	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.				
CLKO	7	10	8	31	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.				
OSC1	6	9	7	30	I	ST/CMOS	-				
OSC2	7	10	8	31	0	-	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
SOSCI	8	11	9	33	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.				
SOSCO	9	12	10	34	0	—	32.768 kHz low-power oscillator crystal output.				
REFCLKI	PPS	PPS	PPS	PPS		ST	Reference Input Clock				
REFCLKO	PPS	PPS	PPS	PPS	0	—	Reference Output Clock				
IC1	PPS	PPS	PPS	PPS		ST	Capture Inputs 1-5				
IC2	PPS	PPS	PPS	PPS	1	ST	1				
IC3	PPS	PPS	PPS	PPS	1	ST	1				
IC4	PPS	PPS	PPS	PPS		ST	1				
IC5	PPS	PPS	PPS	PPS		ST	1				
	ST = Schm	MOS compa itt Trigger in input buffer			•	O = Outp	Analog inputP = PowerutI = Inputeripheral Pin Select— = N/A				

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability. 2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.



#### FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX130/230 DEVICES (16 KB RAM, 64 KB FLASH)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24	ROTRIM<8:1>												
00.40	R/W-0	R-0	R-0 U-0		U-0	U-0	U-0	U-0					
23:16	ROTRIM<0>	_	_	_	—	_	—	—					
45.0	U-0	R-0	U-0	U-0	U-0 U-0		U-0	U-0					
15:8	—	_	_	_	—	_	—	—					
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
7:0	_	_	_	_	—	_	_	—					

#### REGISTER 8-4: REFOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

#### Legend:

Logona.								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

Note: While the ON (REFOCON<15>) bit is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.

### TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

ess		ē					-			Bi	ts								s
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3280	DCH2CPTR	31:16	—	_	—	_		_		—		_	_			_	_		0000
5200	DONZOFIK	15:0	CHCPTR<15:0> 000												0000				
3290	DCH2DAT	31:16	_	_	—	—		_		—	_	_	—	_	—	_	_		0000
3290	DCHZDAI	15:0	_		_	_		-		-				CHPDA	AT<7:0>				0000
2240	2A0 DCH3CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32AU	DCH3CON	15:0	CHBUSY	_	_	_				CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3280	DCH3ECON	31:16	—	_	—	—	_	_	_	—				CHAIR	Q<7:0>				OOFF
5200		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
32C0	DCH3INT	31:16	—	—	—	—	-	_	-	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0200		15:0	—			_	—	_	_	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA 31:16 15:0 CHSSA<31:0>												0000						
		31:16	000												0000				
32E0	DCH3DSA	15:0								CHDSA	<31:0>								0000
0050	00100017	31:16		_			_	_	_							_		_	0000
32FU	DCH3SSIZ	15:0								CHSSIZ	2<15:0>								0000
2200	DCH3DSIZ	31:16	—	—	—	—	_	—	_	—	_	—	—	—	—	_	—	_	0000
3300	DCH3D3IZ	15:0								CHDSIZ	2<15:0>								0000
3310	DCH3SPTR	31:16	—	_	—	_				_	—		_		_				0000
3310	DOI IJOF I K	15:0								CHSPTF	۲<15:0>								0000
3320	DCH3DPTR	31:16	—	—	—	—	_	_	_	—	_	_	—	—	—	_	—	_	0000
0020		15:0								CHDPT	R<15:0>								0000
3330	<b>DCH3CSIZ</b>	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0								CHCSIZ	2<15:0>								0000
3340	DCH3CPTR	31:16	_	—	—	—	_	—	_	—	_	—	—	—	—	—	—	_	0000
		15:0								CHCPT	≺<15:0>								0000
3350	DCH3DAT	31:16	—	_	—	_	_	_	—	_	_	—	—	-	— T :7 0:	—	—	—	0000
<u> </u>		15:0	—	—	—	—	—	—	—	_				CHPDA	AT<7:0>				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	_	_	_	_	—
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	_	_	—	—	_	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

#### **REGISTER 9-9:** DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

#### Legend:

•								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					


bit 31-24	Unimplemented: Read as '0'	
bit 23	CHSDIE: Channel Source Done Interrupt Enable bit 1 = Interrupt is enabled	
bit 22	0 = Interrupt is disabled	
DIL 22	CHSHIE: Channel Source Half Empty Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled	
bit 21	<b>CHDDIE:</b> Channel Destination Done Interrupt Enable bit 1 = Interrupt is enabled	
	0 = Interrupt is disabled	
bit 20	CHDHIE: Channel Destination Half Full Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled	
bit 19	<b>CHBCIE:</b> Channel Block Transfer Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled	
bit 18	CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit	
	<ul> <li>1 = Interrupt is enabled</li> <li>0 = Interrupt is disabled</li> </ul>	
bit 17	CHTAIE: Channel Transfer Abort Interrupt Enable bit	
	<ul><li>1 = Interrupt is enabled</li><li>0 = Interrupt is disabled</li></ul>	
bit 16	CHERIE: Channel Address Error Interrupt Enable bit 1 = Interrupt is enabled	
bit 15-8	0 = Interrupt is disabled Unimplemented: Read as '0'	
bit 7	CHSDIF: Channel Source Done Interrupt Flag bit	
	<ul> <li>1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)</li> <li>0 = No interrupt is pending</li> </ul>	
bit 6	<b>CHSHIF:</b> Channel Source Half Empty Interrupt Flag bit 1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2) 0 = No interrupt is pending	)
bit 5	<b>CHDDIF:</b> Channel Destination Done Interrupt Flag bit	
	<ul> <li>1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSI</li> <li>0 = No interrupt is pending</li> </ul>	IZ)
© 2011-201	16 Microchip Technology Inc.	DS
2 2011 20	is more any restricted from the second s	20

DS60001168J-page 95

REGISTE	R 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)
bit 4	CHDHIF: Channel Destination Half Full Interrupt Flag bit
	<ul> <li>1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)</li> <li>0 = No interrupt is pending</li> </ul>
bit 3	CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
	<ul> <li>1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs</li> <li>0 = No interrupt is pending</li> </ul>
bit 2	CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
	<ul><li>1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)</li><li>0 = No interrupt is pending</li></ul>
bit 1	CHTAIF: Channel Transfer Abort Interrupt Flag bit
	<ul> <li>1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted</li> <li>0 = No interrupt is pending</li> </ul>
bit 0	CHERIF: Channel Address Error Interrupt Flag bit
	<ul> <li>1 = A channel address error has been detected (either the source or the destination address is invalid)</li> <li>0 = No interrupt is pending</li> </ul>

DS60001168J-page 96

### PIC32MX1XX/2XX 28/36/44-PIN FAMILY



#### FIGURE 13-2: TIMER2/3, TIMER4/5 BLOCK DIAGRAM (32-BIT)

## PIC32MX1XX/2XX 28/36/44-PIN FAMILY

REGISTE	N 15-1. IX	CON. TIFL			LOISTEN			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—		—	-	—	-	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	-	—	_	_	_	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1,3)</sup>	_	SIDL <sup>(4)</sup>	_	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE <sup>(3)</sup>	Т	CKPS<2:0>(	3)	T32 <sup>(2)</sup>	—	TCS <sup>(3)</sup>	—

#### REGISTER 13-1: TXCON: TYPE B TIMER CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

#### bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** Timer On bit<sup>(1,3)</sup>
  - 1 = Module is enabled
  - 0 = Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit<sup>(4)</sup>
  - 1 = Discontinue module operation when the device enters Idle mode0 = Continue module operation when the device enters Idle mode

#### bit 12-8 Unimplemented: Read as '0'

- bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit<sup>(3)</sup>
  - When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

#### bit 6-4 **TCKPS<2:0>:** Timer Input Clock Prescale Select bits<sup>(3)</sup>

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value

#### 000 = 1:1 prescale value

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
  - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3, and Timer5). All timer functions are set through the even numbered timers.
  - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

#### 15.1 **Input Capture Control Registers**

	ABLE 15-1: INPUT CAPTURE 1-INPUT CAPTURE 5 REGISTER MAP																
ess										Bi	ts						
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1
	IC1CON <sup>(1)</sup>	31:16		_	—	—	—	—	_	—	—	—		—	—	—	—
2000	101001	15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>
2010	IC1BUF	31:16 15:0		IC1BUF<31:0>													
2200	IC2CON <sup>(1)</sup>	31:16		—	—	—	—	—	—	—	_	—	_	—	_	—	—
	1020011	15:0	ON	—	SIDL	—		—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>
2210	IC2BUF	31:16 15:0		IC2BUF<31:0>													
2400	IC3CON <sup>(1)</sup>	31:16	-	_	—	_	-	_	—	_	—	-	_	—	_	_	—
2400	1030011	15:0	ON	—	SIDL	—		—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>
2410	IC3BUF	31:16 15:0								IC3BUF	<31:0>						
2600	IC4CON <sup>(1)</sup>	31:16	-	_	—	_	-	_	—	—	—	_	_	—	—	_	—
2000	1040010	15:0	ON	—	SIDL	—		—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>
2610	IC4BUF	31:16 15:0				IC4BUF<31:0>											
2800	IC5CON <sup>(1)</sup>	31:16	-	_	—	_	-	_	—	—	—	_	_	—	—	_	—
2000	1030011	15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>
2810	IC5BUF	31:16 15:0								IC5BUF	<31:0>						

#### Т

Legend:

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information. Note 1:

All Resets

0000

0000 xxxx xxxx 0000 0000 xxxx xxxx 0000 0000 xxxx xxxx 0000 0000 xxxx xxxx 0000 0000 xxxx xxxx

16/0

—

NOTES:

#### 19.1 UART Control Registers

#### TABLE 19-1: UART1 AND UART2 REGISTER MAP

np for point	ess		6								Bi	ts								6
6000         01MODe <sup>1</sup> 15.0         ON         -         SIDL         IREN         RTSMD         -         UEN<1.0>         WAKE         LPBACK         ABAUD         RXINV         BRGH         PDEL<1.0>         STSL         0.00           610         U1STA(1)         31.16         -         -         -         -         ADM_EN         VERSE         ADM         ADM_EN         RIDE         PERR         PERR         OERR         VERSO         0000           0107         116         -         -         -         -         -         -         -         -         0000         0000           01080         116         -         -         -         -         -         -         -         -         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         000	Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
610         610 <td>6000</td> <td></td> <td>31:16</td> <td></td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td></td> <td></td> <td>_</td> <td></td> <td>—</td> <td></td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>0000</td>	6000		31:16			_	_	—			_		—			_	_	_	_	0000
600         UTXINT         UTXINV         UTXINV         UTXEN         UTXEN <t< td=""><td>0000</td><td>OTWODE</td><td>15:0</td><td>ON</td><td></td><td>SIDL</td><td>IREN</td><td>RTSMD</td><td>—</td><td>UEN</td><td>-</td><td>WAKE</td><td>LPBACK</td><td>ABAUD</td><td>RXINV</td><td>BRGH</td><td>PDSEI</td><td>L&lt;1:0&gt;</td><td>STSEL</td><td>0000</td></t<>	0000	OTWODE	15:0	ON		SIDL	IREN	RTSMD	—	UEN	-	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
15:0         15:0         01XSE<10.5         01XBR	6010	111STA(1)	31:16	_	_	_	—	—	_	_	ADM_EN				ADDR	2<7:0>				0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0010		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	6020			—	-	—	_	—	—	-	—	_	—	—	_	_	_	—	_	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0020	UTTAKLG	15:0	_		_		_	_					Tra	nsmit Regis	ster				0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	6030	6030 U1RXREG	31:16	_		_		_	_		_	_	_	_		-		_		0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0030	UINAREG	15:0	_		_		_	_			Receive Register					0000			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	6040		31:16	-		-		_	-		—	—	_	-		-		-		0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	00+0	0 IDIXO	15:0							Bau	d Rate Gene	erator Pres	caler							0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	6200	112MODE(1)	31:16	_	_	_	—	—	_	_	—	—	—	_	-	—	_	—	_	0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0200	OZINODL	15:0	ON		SIDL	IREN	RTSMD	—	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	6210	112974(1)	31:16	_		_		_	_		ADM_EN				ADDR	<7:0>				0000
620     U2TXREG     15:0     -     -     -     -     -     -     -     -     000       6230     U2RXREG     31:16     -     -     -     -     -     -     -     -     000       6230     U2RXREG     31:16     -     -     -     -     -     -     -     -     000       6240     U2BRG(1)     31:16     -     -     -     -     -     -     -     000	0210	0231A. /	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
150     -     -     -     -     -     -     -     -     -     000       623     U2RXEG     31:6     -     -     -     -     -     -     -     -     -     000       623     U2RXEG     31:16     -     -     -     -     -     -     -     -     -     -     000       6240     U2BRG(1)     31:16     -     -     -     -     -     -     -     -     000	6220		31:16	_		_		_	_		_	_	_	_		-		_		0000
6230     U2RXREG     -     -     -     -     -     -     -     0000       6240     U2BRG <sup>(1)</sup> 31:16     -     -     -     -     -     -     -     -     0000	0220	UZTARLO	15:0	_		_		_	_					Tra	nsmit Regis	ster				0000
150       -       -       -       -       -       -       -       0000         6240       U2BRG(1)       31:16       -       -       -       -       -       -       -       -       0000	6230		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	0230	UZNAREG	15:0	_	_	_	_	_	_	_		Receive Register					0000			
02140     02140     02140     15:0     Baud Rate Generator Prescaler     0000	6240		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	0240	UZDRG."	15:0							Bau	d Rate Gene	erator Pres	caler							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
31:24		_	_	_	—	_	_	ADM_EN				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	ADDR<7:0>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1				
15:8	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT				
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0	R-0				
7:0	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA				

#### REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

#### Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM\_EN: Automatic Address Detect Mode Enable bit
  - 1 = Automatic Address Detect mode is enabled
  - 0 = Automatic Address Detect mode is disabled
- bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM\_EN bit is '1', this value defines the address character to use for automatic address detection.

- bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits
  - 11 = Reserved, do not use
  - 10 = Interrupt is generated and asserted while the transmit buffer is empty
  - 01 = Interrupt is generated and asserted when all characters have been transmitted
  - 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

#### bit 13 **UTXINV:** Transmit Polarity Inversion bit

If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

- 1 = UxTX Idle state is '0'
- 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'
- bit 12 URXEN: Receiver Enable bit
  - 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
  - 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by port.

#### bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
  - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1).
  - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by port.
- bit 9 **UTXBF:** Transmit Buffer Full Status bit (read-only)
  - 1 = Transmit buffer is full
    - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 TRMT: Transmit Shift Register is Empty bit (read-only)
  - 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
  - 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	EDG1MOD EDG1POL EDG1SEL<3:0>							EDG1STAT
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23.10	EDG2MOD	EDG2POL		EDG2S	—	—		
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	ON	—	CTMUSIDL	TGEN <sup>(1)</sup>	EDGEN	EDGSEQEN	IDISSEN <sup>(2)</sup>	CTTRIG
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		IRNG	<1:0>					

#### REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

#### Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 EDG1MOD: Edge1 Edge Sampling Select bit
  - 1 = Input is edge-sensitive
  - 0 = Input is level-sensitive
- bit 30 EDG1POL: Edge 1 Polarity Select bit
  - 1 = Edge1 programmed for a positive edge response
  - 0 = Edge1 programmed for a negative edge response
- bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits
  - 1111 = C3OUT pin is selected
    - 1110 = C2OUT pin is selected
    - 1101 = C1OUT pin is selected
    - 1100 = IC3 Capture Event is selected
    - 1011 = IC2 Capture Event is selected
    - 1010 = IC1 Capture Event is selected
    - 1001 = CTED8 pin is selected
    - 1000 = CTED7 pin is selected
    - 0111 = CTED6 pin is selected
    - 0110 = CTED5 pin is selected
    - 0101 = CTED4 pin is selected
    - 0100 = CTED3 pin is selected
    - 0011 = CTED1 pin is selected
    - 0010 = CTED2 pin is selected
    - 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected

#### bit 25 EDG2STAT: Edge2 Status bit

Indicates the status of Edge2 and can be written to control edge source

- 1 = Edge2 has occurred
- 0 = Edge2 has not occurred
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
  - 4: This bit setting is not available for the CTMU temperature diode.

#### 26.0 POWER-SAVING FEATURES

This section describes power-saving features for the PIC32MX1XX/2XX 28/36/44-pin Family. The PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

#### 26.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers
- LPRC Run mode: the CPU is clocked from the LPRC clock source
- Sosc Run mode: the CPU is clocked from the Sosc clock source

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

#### 26.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as follows:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

#### 26.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

#### 26.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is halted
- The system clock source is typically shutdown. See Section 26.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

#### REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

#### bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
  - 11 = PBCLK is SYSCLK divided by 8
  - 10 = PBCLK is SYSCLK divided by 4
  - 01 = PBCLK is SYSCLK divided by 2
  - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
  - 1 = CLKO output disabled
  - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)

#### bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator is disabled
- 10 = HS Oscillator mode is selected
- 01 = XT Oscillator mode is selected
- 00 = External Clock mode is selected
- bit 7 IESO: Internal External Switchover bit
  - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
  - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 **Reserved:** Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
  - 1 = Enable Secondary Oscillator
  - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
  - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
  - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
  - 101 = Low-Power RC Oscillator (LPRC)
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
  - 010 = Primary Oscillator (XT, HS, EC)<sup>(1)</sup>
  - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
  - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

DC CHA	RACTERIS	TICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param. No.	Typical <sup>(2)</sup>	Max.	Units	Conditions						
Power-D	own Curre	nt (IPD) (No	otes 1, 5)							
DC40k	44	70	μA	-40°C						
DC40I	44	70	μA	+25°C	Base Power-Down Current					
DC40n	168	259	μA	+85°C						
DC40m	335	536	μA	+105°C						
Module	Differential	Current								
DC41e	5	20	μA	3.6V	Watchdog Timer Current: AIWDT (Note 3)					
DC42e	23	50	μA	3.6V	3.6V RTCC + Timer1 w/32 kHz Crystal: △IRTCC (Note 3)					
DC43d	1000 1100 μA 3.6V ADC: ΔΙΑDC (Notes 3,4)									

#### TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** The test conditions for IPD current measurements are as follows:

Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

OSC2/CLKO is configured as an I/O input pin

• USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8

• CPU is in Sleep mode, and SRAM data memory Wait states = 1

• No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set

• WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled

• All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD

• RTCC and JTAG are disabled

2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
DO10	Vol	Output Low Voltage	_	_	0.4	V	$\text{IOL} \leq 10 \text{ mA, VDD} = 3.3 \text{V}$	
		Output High Voltage	1.5(1)	_	_	v	IOH $\ge$ -14 mA, VDD = 3.3V	
DO20	Vон	I/O Pins	2.0 <sup>(1)</sup>	_	_		IOH $\geq$ -12 mA, VDD = 3.3V	
D020	VOH		2.4	_	_	v	IOH $\geq$ -10 mA, VDD = 3.3V	
			3.0(1)	—	—		$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	

#### TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

#### TABLE 30-11: ELECTRICAL CHARACTERISTICS: BOR


DC CHA	RACTER	ISTICS	(unles	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$							
Param. No.	Param. No. Symbol Characteristics		Min. <sup>(1)</sup>	Typical	Max.	Units	Conditions				
BO10	VBOR BOR Event on VDD transition high-to-low <sup>(2)</sup>		2.0	—	2.3	V	_				

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimens	Dimension Limits				
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	Units					
Dimension	Limits	MIN	NOM	MAX		
Contact Pitch	0.80 BSC					
Contact Pad Spacing	C1		11.40			
Contact Pad Spacing	C2		11.40			
Contact Pad Width (X44)	X1			0.55		
Contact Pad Length (X44)	Y1			1.50		
Distance Between Pads	G	0.25				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B