



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

ХF

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	19
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx220f032b-50i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22:16	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—		_	_	_	_	_	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_			TUN<	5:0> (1)		

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-6 Unimplemented: Read as '0'

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP

Sec by 22 Sec by 22 Sec by 23 Sec by 24/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 0000 0CH0C0N 31:16 - <td< th=""><th>ess</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>its</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	ess										В	its								
386 DCHOCON 3116 - 3000 D	Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000 CHRUCY - 310015.0 <td>2060</td> <td></td> <td>31:16</td> <td>—</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>0000</td>	2060		31:16	—	_	—	_	_	—	_	_	—	—	—	_	_	_	_	_	0000
3070 CHOECN 31.16 - - - - - CHAIRS 7.0* -	3000	DCHUCON	15:0	CHBUSY	_	-			_	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
BOTO CONCECT 15.0 CHIRCOTOR CHORCOT PATEN SIRGEN ARGEN -<	3070		31:16	—	_	—	—	—	_	—	—		-	-	CHAIR	Q<7:0>				00FF
3080 DCH0IM 31:16 - - - - CHSDIE CHBDIE CHDDIE CHBDIE	3070	Denieleon	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
0000 000000000000000000000000000000000000	3080	DCHOINT	31:16	—	—		—	_		—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
309 DCH0SA 31:16 15:0 CHSA<31:0> 0 30040 DCH0DSA 31:16 15:0 CHDSA<31:0> 0 3080 DCH0SSI2 31:16 15:0 -	0000	Domont	15:0	—	—	—	—	—		—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
000 0000001 15.0 0000001 0000001 0000001 00000000 000000000 000000000 0000000000 00000000000 000000000000000000 000000000000000000000000000000000000	3090		31:16								CHSSA	\<31·0>								0000
30A0 DCH0SN 31:16 - <	0000	Donooon	15:0								01100/	1.05								0000
3080 DCH0581Z 31:16	3040		31:16								CHDS4	\<31·0>								0000
3080 DCH0SIZ 31:16 -	00/10	BOINDBOIL	15:0													-	•		-	0000
CHORE 15.0 CHORE 15.0 3000 DCHORSTR 31.16 - - - - - - - - - 0 3000 DCHORSTR 31.16 -	30B0	DCH0SSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
30C0 DCH0DSIZ 31:16 -	0000	DONOCOL	15:0								CHSSIZ	Z<15:0>				-	•		-	0000
CHOSIZ-15:0> 3000 DCHOSPTR 15:0	3000	DCHODSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
3000 DCHOSPTR 31:16 -	0000	DONODOIL	15:0								CHDSI	Z<15:0>				-	•		-	0000
3000 DCH0DPTR 15.0 CHSPTR 0	3000	DCHOSPTR	31:16	—	—	—	—	—		—	—	—	—		—	—	—	—	—	0000
30E0 CH0DPTR 31:16 -	0000	Bonoor III	15:0								CHSPT	R<15:0>				-	•		-	0000
0000 000000000000000000000000000000000000	30E0		31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
30F0 DCH0CSIZ 31:16 - 0 0 0 0 0 0 10 0 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <th10< th=""> <th10< th=""> 10</th10<></th10<>	0020	BOHODI III	15:0								CHDPT	R<15:0>				-	•		-	0000
15:0 CHCSIZ<15:0> 0 3100 DCH0CPTR 31:16 - - - - - - - - - - - 0 3110 DCH0CPTR 31:16 - 0 0 3110 DCH0DAT 31:16 - - - - - - - - - - 0 3120 DCH1CON 31:16 - - - - - - - - - - 0 3130 DCH1ECN 31:16 - - - - - - - - - - 0 </td <td>30E0</td> <td>DCH0CSIZ</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>0000</td>	30E0	DCH0CSIZ	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3100 DCH0CPTR 31:16 -	001 0	DOLIGOOIS	15:0								CHCSI	Z<15:0>				-	-		-	0000
15:0 CHCPTR<15:0> 0 3110 DCH0DAT 31:16 - - - - - - - - - - - 0 3110 DCH0DAT 31:16 - 0 0 3120 DCH1CON 31:16 -	3100	DCH0CPTR	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	0000
3110 DCH0DAT ^{31:16}	0100	Borioor III	15:0								CHCPT	R<15:0>				-	•		-	0000
Original 15:0 - - - - - - - - CHPDAT<7:0> 0 3120 DCH1CON 31:16 -	3110	DCH0DAT	31:16	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	0000
3120 DCH1CON 31:16 0 3120 DCH1CON 15:0 CHBUSY 0 3130 DCH1ECON 31:16 CHCHNS CHAED CHAED CHAEN CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 CFORCE CABORT PATEN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN CHORN SIRQEN AIRQEN <t< td=""><td>00</td><td>50110571</td><td>15:0</td><td>_</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td></td><td></td><td></td><td>CHPDA</td><td>AT<7:0></td><td></td><td></td><td></td><td>0000</td></t<>	00	50110571	15:0	_	—	—	—	_	—	—	—				CHPDA	AT<7:0>				0000
15:0 CHBUSY - - - - - - CHCHNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3130 DCH1ECON 31:16 - - - - - - - 0 3130 DCH1ECON 31:16 - - - - - CHORNS CHAED CHAED CHAEN - CHEDET CHPRI<1:0> 0 3140 DCH1INT 31:16 - CH3DIE CHDDIE CHDDIE CHDLIE CH2CIE CHERIE 0 3150 DCH1SSA 31:16	3120	DCH1CON	31:16	—	—	—	—	-	—	—	-	—	—	—	—	—	—	—	—	0000
3130 DCH1ECON 31:16 - - - - - - - - - - - - - 0 3130 DCH1ECON 15:0 -	0.20	20110011	15:0	CHBUSY	—	—	—	_	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	21<1:0>	0000
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN — #	3130	DCH1ECON	31:16	—	—	—	—	—	—	—	—		I	I	CHAIR	Q<7:0>				00FF
3140 DCH1INT ^{31:16}			15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		—		FF00
15:0 - - - - - - CHERIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0 3150 DCH1SSA 31:16 CHSSA<31:0> 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3140	DCH1INT	31:16	—	—	—	—	-	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3150 DCH1SSA 31:16 15:0 CHSSA<31:0> 0 3160 DCH1DSA 31:16 17:0 CHDSA<31:0> 0	00	50	15:0	_	—	—	—	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
Other 15:0 Other 0 3160 DCH1DSA 31:16 CHDSA<31:0> 0	3150	DCH1SSA	31:16								CHSSA	A<31.0>								0000
3160 DCH1DSA 31:16 CHDSA<31:0>	5100	201100/(15:0								01100/									0000
	3160	DCH1DSA	31:16								CHDS4	A<31.0>								0000
0	5100	201120/(15:0								01100/									0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

TABLE 10-1: USB REGISTER MAP (CONTINUED)

ess			Bits																
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	LI1ERMI (3)	31:16	—	—	—	—	_	—	—	—	—	—	_	_	—	—	—	—	0000
5200	OTTRME	15:0	_	—	—	—	—	—						FRML<	7:0>				0000
5290	U1FRMH(3)	31:16	_	—	—	—	—	—		—	_		_	—	_	—	—	—	0000
0200	01111	15:0	—	—	—	—	—	—	—	—	_	—	_	—	—		FRMH<2:0>		0000
52A0	U1TOK	31:16	_	_			_		_		_	-	_	_	—	_	—	_	0000
		15:0	_				_					PID	<3:0>			EP	<3:0>		0000
52B0	U1SOF	31:16	_	—	—	—	—	—		—	_	—	_	—	—	—	—	—	0000
0200	0.000	15:0	_	_			_		_					CNT<7	:0>				0000
52C0	U1BDTP2	31:16	_	—			—		—			—	—		—	—	—	—	0000
_		15:0	—	—		-	—	-	—	—				BDTPTRH	1<7:0>				0000
52D0	U1BDTP3	31:16	—	—		—	—			—	—	—	—	—	—	—	—		0000
		15:0	—	—		—	—			—				BDTPTRU	J<7:0>				0000
52E0	U1CNFG1	31:16	—	—		—	—			—	_	—	—		—	—	—	—	0000
		15:0	_	_			_				UTEYE	UOEMON	_	USBSIDL	_	_	_	UASUSPND	0001
5300	U1EP0	31:16	_	_			_				_	_	_		—	—	—	—	0000
		15:0	_	_			_		_		LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPIXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16	_	_			_		_						-	-	-	-	0000
		15:0	_	_			_		_					EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5320	U1EP2	31:16													-	-	-	-	0000
		15:0												EPCONDIS	EPRXEN	EPIXEN	EPSTALL	EPHSHK	0000
5330	U1EP3	31:16	_				_							-			-	-	0000
		15:0	_			—								EPCONDIS	EPRXEN	EPIXEN	EPSTALL	EPHSHK	0000
5340	U1EP4	31:16	_	_			_		_		_	_	_						0000
		15:0	_	_			_		_		_		_	EPCONDIS	EPRXEN	EPIXEN	EPSTALL	EPHSHK	0000
5350	U1EP5	31:16	_	_			_		_		_	_	_						0000
		15:0	_	_			_		_					EPCONDIS	EPRXEN	EPIXEN	EPSTALL	EPHSHK	0000
5360	U1EP6	31:10	_	_			_		_				_						0000
		15.0												EPCONDIS	EPRAEN	EPIXEN	EPSTALL	EPHONK	0000
5370	U1EP7	31.10	_						_								EDSTALL		0000
		31.16															LFSTALL		0000
5380	U1EP8	15.0													EDRVEN	EDTYEN	EDSTALL	Ернени	0000
		10.0			_	_	_	_	_	—			_	LECONDIS	LERVEN	LFIAEN	LESTALL	LEUSHK	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

REGISTER 10-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 **PPBRST:** Ping-Pong Buffers Reset bit
 - 1 = Reset all Even/Odd buffer pointers to the EVEN Buffer Descriptor banks
 - 0 = Even/Odd buffer pointers are not Reset
- bit 0 USBEN: USB Module Enable bit⁽⁴⁾
 - 1 = USB module and supporting circuitry is enabled
 - 0 = USB module and supporting circuitry is disabled

SOFEN: SOF Enable bit⁽⁵⁾

- 1 = SOF token is sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 10-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a Low-Speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

		•••••						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—		—	—			—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—		_	_			_
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	-	—	—		-	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				BDTPTR	H<23:16>			

REGISTER 10-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRH<23:16>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 23 through 16 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	_	—	—	_	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				BDTPTR	U<31:24>			

REGISTER 10-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRU<31:24>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 31 through 24 of the Buffer Descriptor Table base address, defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	-	—
7.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
7:0	UTEYE	UOEMON	—	USBSIDL	—	—	—	UASUSPND

REGISTER 10-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 UTEYE: USB Eye-Pattern Test Enable bit

- 1 = Eye-Pattern Test is enabled
- 0 = Eye-Pattern Test is disabled

bit 6 **UOEMON:** USB OE Monitor Enable bit

1 = OE signal is active; it indicates intervals during which the D+/D- lines are driving
 0 = OE signal is inactive

bit 5 Unimplemented: Read as '0'

- bit 4 USBSIDL: Stop in Idle Mode bit
 - 1 = Discontinue module operation when the device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode

bit 3-1 Unimplemented: Read as '0'

bit 0 UASUSPND: Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 10-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock.

12.2 Timer1 Control Registers

TABLE 12-1: TIMER1 REGISTER MAP

ess		0								В	its								6
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600		31:16	_	—	—	—	-	—	—	—	-	—	—	-	—	-	-	—	0000
0000	TICON	15:0	ON	_	SIDL	TWDIS	TWIP	—	_	—	TGATE	_	TCKP	S<1:0>	—	TSYNC	TCS	_	0000
0610		31:16	_	_	_	—	—	—	_	—	—	_	_	—	—	—	—	_	0000
0010		15:0								TMR1	<15:0>								0000
0620	DD1	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
0020	FÅL	15:0								PR1<	<15:0>								FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7.0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	CSF<	1:0>(2)	ALP ⁽²⁾	_	CS1P ⁽²⁾	_	WRSP	RDSP

REGISTER 20-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Parallel Master Port Enable bit⁽¹⁾
 - 1 = PMP enabled
 - 0 = PMP disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when the device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode
- bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
 - 11 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper 8 bits are not used
 - 10 = All 16 bits of address are multiplexed on PMD<7:0> pins
 - 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<10:8> and PMA<14>
 - 00 = Address and data appear on separate pins
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port enabled
 - 0 = PMWR/PMENB port disabled
- bit 8 PTRDEN: Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port enabled
 - 0 = PMRD/PMWR port disabled
- bit 7-6 CSF<1:0>: Chip Select Function bits⁽²⁾
 - 11 = Reserved
 - 10 = PMCS1 functions as Chip Select
 - 01 = PMCS1 functions as PMA<14>
 - 00 = PMCS1 functions as PMA<14>
- bit 5 ALP: Address Latch Polarity bit⁽²⁾
 - 1 = Active-high (PMALL and PMALH)
 - $0 = \text{Active-low} (\overline{\text{PMALL}} \text{ and } \overline{\text{PMALH}})$
 - **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	INCM	<1:0>	—	MODE	=<1:0>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WAITB<1:0>(1)		WAITM<3:0> ⁽¹⁾				WAITE<1:0>(1)	

REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated

bit 12-11 INCM<1:0>: Increment Mode bits

- 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
- 10 = Decrement ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 01 = Increment ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 00 = No increment or decrement of address
- bit 10 Unimplemented: Read as '0'
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<7:0>)
 - 10 = Master mode 2 (PMCS1, PMRD, PMWR, PMA<x:0>, and PMD<7:0>)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS1, PMD<7:0>, and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0>)
- bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾
 - 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
 - 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
 - 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
 - 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)

bit 5-2 WAITM<3:0>: Data Read/Write Strobe Wait States bits⁽¹⁾

- 1111 = Wait of 16 Трв •
- . 0001 = Wait of 2 Трв 0000 = Wait of 1 Трв (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.





Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

REGISTER 22-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CSSL<15:0>: ADC Input Pin Scan Selection bits^(1,2)

1 = Select ANx for input scan

0 = Skip ANx for input scan

- **Note 1:** CSSL = ANx, where 'x' = 0-12; CSSL13 selects CTMU input for scan; CSSL14 selects IVREF for scan; CSSL15 selects Vss for scan.
 - 2: On devices with less than 13 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

NOTES:

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) bit 24 EDG1STAT: Edge1 Status bit Indicates the status of Edge1 and can be written to control edge source 1 = Edge1 has occurred 0 = Edge1 has not occurred EDG2MOD: Edge2 Edge Sampling Select bit bit 23 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 EDG2POL: Edge 2 Polarity Select bit 1 = Edge2 programmed for a positive edge response 0 = Edge2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = C3OUT pin is selected 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected 0010 = CTED2 pin is selected 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected bit 17-16 Unimplemented: Read as '0' bit 15 **ON:** ON Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' bit 13 CTMUSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when the device enters Idle mode 0 = Continue module operation when the device enters Idle mode TGEN: Time Generation Enable bit⁽¹⁾ bit 12 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 10 EDGSEQEN: Edge Sequence Enable bit 1 = Edge1 must occur before Edge2 can occur 0 = No edge sequence is needed IDISSEN: Analog Current Source Control bit⁽²⁾ bit 9 1 = Analog current source output is grounded 0 = Analog current source output is not grounded bit 8 **CTTRIG:** Trigger Control bit 1 = Trigger output is enabled 0 = Trigger output is disabled bit 7-2 ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current 100010 100001 = Maximum negative change from nominal current bit 1-0 IRNG<1:0>: Current Range Select bits⁽³⁾ 11 = 100 times base current 10 = 10 times base current
 - 01 = Base current level
 - 00 = 1000 times base current⁽⁴⁾
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical 3: Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

26.4.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- Control register lock sequence
- · Configuration bit select lock

26.4.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the Configuration bit, PMDLOCK (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6.** "**Oscillator**" (DS60001112) in the "*PIC32 Family Reference Manual*" for details.

26.4.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The Configuration bit, PMDL1WAY (DEVCFG3<28>), blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

27.3 On-Chip Voltage Regulator

All PIC32MX1XX/2XX 28/36/44-pin Family devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX1XX/2XX 28/36/44-pin Family family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 30.1 "DC Characteristics"**.

Note:	It is important that the low-ESR capacitor
	is placed as close as possible to the VCAP
	pin.

27.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

27.3.2 ON-CHIP REGULATOR AND BOR

PIC32MX1XX/2XX 28/36/44-pin Family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 30.1 "DC Characteristics"**.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



27.4 **Programming and Diagnostics**

PIC32MX1XX/2XX 28/36/44-pin Family devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

Figure 27-2 illustrates a block diagram of the programming, debugging, and trace ports.





DC CHARACT	ERISTICS		Standard O (unless oth Operating te	$\begin{array}{l} \mbox{dard Operating Conditions: 2.3V to 3.6V} \\ \mbox{ess otherwise stated}) \\ \mbox{rating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$			
Parameter No.	Typical ⁽²⁾	Max.	Units	nits Conditions			
Idle Current (IIDLE): Core Off, Clock on Base Current (Notes 1, 4)							
DC30a	1	1.5	mA	4 MHz (Note 3)			
DC31a	2	3	mA		10 MHz		
DC32a	4	6	mA		20 MHz (Note 3)		
DC33a	5.5	8	mA		30 MHz (Note 3)		
DC34a	7.5	11	mA		40 MHz		
DC37a	100	_	μA	-40°C LPRC (
DC37b	250	—	μA	+25°C 3.3V		(Note 3)	
DC37c	380	_	μA	+85°C			

TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: The test conditions for IIDLE current measurements are as follows:

Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 OSC2/CLKO is configured as an I/O input pin

- UCD DLL as sillator is dischard if the LLCD readule is implemented
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1 $\,$
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- 4: IIDLE electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

TABLE 31-5: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min. Typical Max. Units				Conditions
MOS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		50 50	MHz MHz	EC (Note 2) ECPLL (Note 1)

Note 1: PLL input requirements: 4 MHz \leq FPLLIN \leq 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.

2: This parameter is characterized, but not tested in manufacturing.

TABLE 31-6:SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Conditions				Conditions
MSP10	TscL	SCKx Output Low Time (Note 1,2)	Тѕск/2	—	—	ns	_
MSP11	TscH	SCKx Output High Time (Note 1,2)	Тѕск/2	_	_	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

2: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

TABLE 31-7: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. Max. Units Conditions				
MSP10	TscL	SCKx Output Low Time (Note 1,2)	Тѕск/2	—	_	ns	—
MSP11	TscH	SCKx Output High Time (Note 1,2)	Tsck/2	—	—	ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.



TYPICAL FRC FREQUENCY @ VDD = 3.3V



FIGURE 32-6:

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		44	-	
Number of Pins per Side	ND		12		
Number of Pins per Side	NE		10		
Pitch	е		0.50 BSC		
Overall Height	A	0.80 0.90 1.00			
Standoff	A1	0.025	-	0.075	
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	4.40	4.55	4.70	
Overall Length	D		6.00 BSC	-	
Exposed Pad Length	D2	4.40	4.55	4.70	
Contact Width	b	0.20 0.25 0.30			
Contact Length	L	0.20 0.25 0.30			
Contact-to-Exposed Pad	K	0.20	_	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2