

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 40MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 36-VFTLA Exposed Pad |
| Supplier Device Package | 36-VTLA (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f064c-i-tl |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4:PIN NAMES FOR 28-PIN USB DEVICES

| 28 | PIN SOIC, SPDIP, SSOP (TOP VIEW) ^(1,2,3) | | |
|---|---|--|--|
| | 1 SSOP | 28 | 1 28 1 28 SOIC SPDIP |
| | PIC32MX210F016B PIC32MX220F032B PIC32MX230F064B PIC32MX230F256B PIC32MX250F128B PIC32MX270F256B | | |
| | | | |
| Pin # | Full Pin Name | Pin # | Full Pin Name |
| Pin # | Full Pin Name | Pin # | Full Pin Name |
| | | | |
| 1 | MCLR | 15 | VBUS |
| 1 | MCLR | 15 | VBUS |
| | PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 1 | MCLR | 15 | VBUS |
| 2 | PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 1 | MCLR | 15 | VBUS |
| 2 | PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 1 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 | 15 | VBUS |
| 2 | | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 5 | | 19 | Vss |
| 1 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 | 15 | VBUS |
| 2 | | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 5 | | 19 | Vss |
| 6 | | 20 | Vcap |
| 1 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 | 15 | VBUS |
| 2 | | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 5 | | 19 | Vss |
| 6 | | 20 | Vcap |
| 7 | | 21 | PGED2/RPB10/D+/CTED11/RB10 |
| 1 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss | 15 | VBUS |
| 2 | | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 5 | | 19 | Vss |
| 6 | | 20 | Vcap |
| 7 | | 21 | PGED2/RPB10/D+/CTED11/RB10 |
| 8 | | 22 | PGEC2/RPB11/D-/RB11 |
| 1 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss OSC1/CLKI/RPA2/RA2 | 15 | VBUS |
| 2 | | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 5 | | 19 | Vss |
| 6 | | 20 | VCAP |
| 7 | | 21 | PGED2/RPB10/D+/CTED11/RB10 |
| 8 | | 22 | PGEC2/RPB11/D-/RB11 |
| 9 | | 23 | VUSB3V3 |
| 1 2 3 4 5 6 7 8 9 10 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 | 15 16 17 18 19 20 21 21 22 23 24 | VBUS TDI/RPB7/CTED3/PMD5/INT0/RB7 TCK/RPB8/SCL1/CTED10/PMD4/RB8 TDO/RPB9/SDA1/CTED4/PMD3/RB9 VSS VCAP PGED2/RPB10/D+/CTED11/RB10 PGEC2/RPB11/D-/RB11 VUSB3V3 AN11/RPB13/CTPLS/PMRD/RB13 |
| 1 | MCLR PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4 | 15 | VBUS |
| 2 | | 16 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 3 | | 17 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |
| 4 | | 18 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 5 | | 19 | Vss |
| 6 | | 20 | VcAP |
| 7 | | 21 | PGED2/RPB10/D+/CTED11/RB10 |
| 8 | | 22 | PGEC2/RPB11/D-/RB11 |
| 9 | | 23 | VUSB3V3 |
| 10 | | 24 | AN11/RPB13/CTPLS/PMRD/RB13 |
| 11 | | 25 | CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB |

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | - | _ | _ | _ | _ | | _ | _ |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | _ | — | — | _ | _ | — | — | — |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 |
| 15:8 | | BMXDKPBA<15:8> | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 7:0 | | | | BMXDK | PBA<7:0> | | | |

REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Legend:

| Legenu. | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDKPBA<15:10>:** DRM Kernel Program Base Address bits When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits This value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | _ | _ | _ | — | _ | | _ | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | — | — | — | — | — | — |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | | _ | | _ | _ | S | RIPL<2:0>(1) | |
| 7.0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | _ | _ | VEC<5:0> ⁽¹⁾ | | | | | |

REGISTER 7-2: INTSTAT: INTERRUPT STATUS REGISTER

Legend:

| Legena. | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-11 Unimplemented: Read as '0'

- bit 10-8 SRIPL<2:0>: Requested Priority Level bits⁽¹⁾
 - 111-000 = The priority level of the latest interrupt presented to the CPU
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 VEC<5:0>: Interrupt Vector bits⁽¹⁾ 11111-00000 = The interrupt vector that is presented to the CPU
- Note 1: This value should only be used when the interrupt controller is configured for Single Vector mode.

| D:/ | Dit | Dit | D: | Dit | D'i | D'' | Dir | Dit |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| 21.24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 31:24 | | IPTMR<31:24> | | | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 23.10 | | | | IPTMF | <23:16> | | | |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 10.0 | | IPTMR<15:8> | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7.0 | | | | IPTM | R<7:0> | | | |

REGISTER 7-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-0 **IPTMR<31:0>:** Interrupt Proximity Timer Reload bits Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 24.24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 31:24 | IFS31 | IFS30 | IFS29 | IFS28 | IFS27 | IFS26 | IFS25 | IFS24 | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 23.10 | IFS23 | IFS22 | IFS21 | IFS20 | IFS19 | IFS18 | IFS17 | IFS16 | |
| 15.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 15:8 | IFS15 | IFS14 | IFS13 | IFS12 | IFS11 | IFS10 | IFS09 | IFS08 | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 7.0 | IFS07 | IFS06 | IFS05 | IFS04 | IFS03 | IFS02 | IFS01 | IFS00 | |

REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

Legend:

| L ogonan | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 31-0 IFS31-IFS00: Interrupt Flag Status bits

- 1 = Interrupt request has occurred
- 0 = No interrupt request has occurred

Note: This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.04 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 31:24 | IEC31 | IEC30 | IEC29 | IEC28 | IEC27 | IEC26 | IEC25 | IEC24 |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 23.10 | IEC23 | IEC22 | IEC21 | IEC20 | IEC19 | IEC18 | IEC17 | IEC16 |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 15.0 | IEC15 | IEC14 | IEC13 | IEC12 | IEC11 | IEC10 | IEC09 | IEC08 |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7.0 | IEC07 | IEC06 | IEC05 | IEC04 | IEC03 | IEC02 | IEC01 | IEC00 |

| Legend: | | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-0 IEC31-IEC00: Interrupt Enable bits

1 = Interrupt is enabled

0 = Interrupt is disabled

Note: This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.

TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

| ess | | ē | | | | | - | | | Bi | ts | | | | | | | | s |
|-----------------------------|---------------------------------|---------------|------------------|-------|-------|-------|--------|-------|------|--------|---------|--------|--------|--------|--------------|--------|--------|--------|------------|
| Virtual Address (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 3280 | DCH2CPTR | 31:16 | — | _ | _ | _ | | _ | | — | | _ | _ | | | _ | _ | | 0000 |
| 5200 | DONZOFIK | 15:0 | CHCPTR<15:0> 000 | | | | | | | | | | | | | 0000 | | | |
| 3290 | DCH2DAT | 31:16 | _ | _ | — | — | | _ | | — | _ | _ | — | _ | — | _ | _ | | 0000 |
| 3290 | DCHZDAI | 15:0 | _ | | _ | _ | | - | | - | | | | CHPDA | AT<7:0> | | | | 0000 |
| 2240 | DCH3CON | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 32A0 | DCH3CON | 15:0 | CHBUSY | _ | _ | _ | | | | CHCHNS | CHEN | CHAED | CHCHN | CHAEN | — | CHEDET | CHPR | l<1:0> | 0000 |
| 3280 | DCH3ECON | 31:16 | — | _ | — | — | _ | _ | _ | — | | | | CHAIR | Q<7:0> | | | | OOFF |
| 5200 | | 15:0 | | | | CHSIR | Q<7:0> | | | | CFORCE | CABORT | PATEN | SIRQEN | AIRQEN | _ | _ | _ | FF00 |
| 32C0 | DCH3INT | 31:16 | — | — | — | — | - | _ | - | — | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE | 0000 |
| 0200 | | 15:0 | — | | | _ | — | _ | — | — | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF | 0000 |
| 32D0 | DCH3SSA | 31:16 15:0 | | | | | | | | CHSSA | <31:0> | | | | | | | | 0000 |
| | | 31:16 | | | | | | | | | | | | | | | | | 0000 |
| 32E0 | DCH3DSA | 15:0 | | | | | | | | CHDSA | <31:0> | | | | | | | | 0000 |
| 0050 | 00100017 | 31:16 | | _ | | | _ | _ | _ | | | | | | | _ | | _ | 0000 |
| 32FU | DCH3SSIZ | 15:0 | | | | | | | | CHSSIZ | 2<15:0> | | | | | | | | 0000 |
| 2200 | DCH3DSIZ | 31:16 | — | — | — | — | _ | — | _ | — | _ | — | — | — | — | _ | — | _ | 0000 |
| 3300 | DCH3D3IZ | 15:0 | | | | | | | | CHDSIZ | 2<15:0> | | | | | | | | 0000 |
| 3310 | DCH3SPTR | 31:16 | — | _ | — | _ | | | | _ | — | | _ | | _ | | | | 0000 |
| 3310 | DOI IJOF I K | 15:0 | | | | | | | | CHSPTF | ۲<15:0> | | | | | | | | 0000 |
| 3320 | DCH3DPTR | 31:16 | — | — | — | — | _ | _ | _ | — | _ | _ | — | — | — | _ | — | _ | 0000 |
| 0020 | | 15:0 | | | | | | | | CHDPT | R<15:0> | | | | | | | | 0000 |
| 3330 | DCH3CSIZ | 31:16 | — | _ | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | | | | | | | | CHCSIZ | 2<15:0> | | | | | | | | 0000 |
| 3340 | DCH3CPTR | 31:16 | _ | — | — | — | _ | — | _ | — | _ | — | — | — | — | — | — | _ | 0000 |
| | | 15:0 | | | | | | | | CHCPT | ≺<15:0> | | | | | | | | 0000 |
| 3350 | DCH3DAT | 31:16 | — | _ | — | _ | _ | _ | — | _ | _ | — | — | - | — T :7 0: | — | — | — | 0000 |
| <u> </u> | | 15:0 | — | — | — | — | — | — | — | _ | | | | CHPDA | AT<7:0> | | | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | |
|--------------|-------------------|-----------------------|-------------------|-------------------|--------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 04.04 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | | | | | |
| 31:24 | — | _ | BYTC | <1:0> | WBO ⁽¹⁾ | — | _ | BITO | | | | | |
| 22:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 23:16 | — | _ | — | _ | — | — | _ | _ | | | | | |
| 45.0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| 15:8 | | _ | _ | | | PLEN<4:0> | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| 7:0 | CRCEN | CRCAPP ⁽¹⁾ | CRCTYP | _ | _ | (| CRCCH<2:0> | | | | | | |

Legend:

| Logona. | | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-30 Unimplemented: Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
 - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
 - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
 - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
 - 00 = No swapping (i.e., source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit⁽¹⁾
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Denotes the length of the polynomial -1.

- bit 7 CRCEN: CRC Enable bit
 - 1 = CRC module is enabled and channel transfers are routed through the CRC module
 - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 24.24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 31:24 | DCRCDATA<31:24> | | | | | | | | | | | |
| 00.10 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 23:16 | DCRCDATA<23:16> | | | | | | | | | | | |
| 15.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 15:8 | DCRCDATA<15:8> | | | | | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 7:0 | | | | DCRCDA | TA<7:0> | | | | | | | |

REGISTER 9-5: DCRCDATA: DMA CRC DATA REGISTER

Legend:

| Legend: | | | | |
|-------------------|---|----------------------|--------------------|--|
| R = Readable bit | W = Writable bit U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

REGISTER 9-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 04.04 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 31:24 | DCRCXOR<31:24> | | | | | | | | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 23:16 | DCRCXOR<23:16> | | | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 15:8 | DCRCXOR<15:8> | | | | | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 7:0 | | | | DCRCXO | R<7:0> | | | | | | | |

| Legend: | | | | | |
|-------------------|------------------|---|--------------------|--|--|
| R = Readable bit | W = Writable bit | Vritable bit U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 31:24 | — | — | _ | — | _ | — | _ | _ | | | | |
| 22:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 23:16 | | _ | | _ | _ | | _ | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 15:8 | CHCSIZ<15:8> | | | | | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 7:0 | | | | CHCSIZ | <7:0> | | | | | | | |

REGISTER 9-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell Size bits

1111111111111111 = 65,535 bytes transferred on an event

REGISTER 9-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 24.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 31:24 | _ | — | — | — | _ | — | — | — | | | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 23:16 | — | — | — | — | — | — | — | — | | | | |
| 45.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| 15:8 | CHCPTR<15:8> | | | | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| 7:0 | | | | CHCPTF | R<7:0> | | | | | | | |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 31-16 Unimplemented: Read as '0'

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 18-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

| bit 4 | P: Stop bit 1 = Indicates that a Stop bit has been detected last |
|-------|---|
| | 0 = Stop bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected. |
| bit 3 | S: Start bit |
| | 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last |
| | Hardware set or clear when Start, Repeated Start or Stop detected. |
| bit 2 | R_W: Read/Write Information bit (when operating as I ² C slave) |
| | 1 = Read – indicates data transfer is output from slave |
| | 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte. |
| bit 1 | RBF: Receive Buffer Full Status bit |
| | 1 = Receive complete, I2CxRCV is full |
| | 0 = Receive not complete, I2CxRCV is empty |
| | Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV. |
| bit 0 | TBF: Transmit Buffer Full Status bit |
| | 1 = Transmit in progress, I2CxTRN is full |

0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 04.04 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| 31:24 | — | _ | HR10 | <1:0> | HR01<3:0> | | | | |
| 00.40 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| 23:16 | | | MIN10<2:0> | | | MIN01 | <3:0> | | |
| 45.0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| 15:8 | _ | | SEC10<2:0> | | SEC01<3:0> | | | | |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 7:0 | — | _ | _ | _ | _ | _ | _ | _ | |
| | | | | | | | • | | |
| Legend: | | | | | | | | | |

REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 **HR01<3:0>:** Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9 bit 23 **Unimplemented:** Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>:** Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9 bit 15 **Unimplemented:** Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>:** Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

x = Bit is unknown

| REGISTER 21-4. RTCDATE. RTC DATE VALUE REGISTER | | | | | | | | | |
|---|---|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
| 04.04 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| 31:24 | | YEAR1 | 0<3:0> | | YEAR01<3:0> | | | | |
| 00.40 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| 23:16 | | — | _ | MONTH10 | MONTH01<3:0> | | | | |
| 45.0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| 15:8 | | | DAY10 |)<1:0> | DAY01<3:0> | | | | |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | |
| 7:0 | — | — | — | _ | — | WDAY01<2:0> | | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Read | able bit | | W = Writable | e bit | U = Unimple | emented bit, re | ead as '0' | | |
| -n = Value | -n = Value at POR $(1' = Bit is set (0' = Bit is cleared x = Bit is unknown)$ | | | | | known | | | |

REGISTER 21-4: RTCDATE: RTC DATE VALUE REGISTER

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10s place digit; contains a value from 0 to 9

bit 27-24 **YEAR01<3:0>:** Binary-Coded Decimal Value of Years bits, 1s place digit; contains a value from 0 to 9 bit 23-21 **Unimplemented:** Read as '0'

bit 20 **MONTH10:** Binary-Coded Decimal Value of Months bits, 10s place digit; contains a value of 0 or 1

bit 19-16 **MONTH01<3:0>:** Binary-Coded Decimal Value of Months bits, 1s place digit; contains a value from 0 to 9 bit 15-14 **Unimplemented:** Read as '0'

bit 13-12 DAY10<1:0>: Binary-Coded Decimal Value of Days bits, 10s place digit; contains a value of 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1s place digit; contains a value from 0 to 9

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 WDAY01<2:0>: Binary-Coded Decimal Value of Weekdays bits; contains a value from 0 to 6

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

TABLE 22-1: ADC REGISTER MAP (CONTINUED)

| ess | | a | | | | | | | | Bi | ts | | | | | | | | s |
|-----------------------------|------------------|-----------|------------------------------------|------------------------------------|-------|-------|-------|-------|---------|------|-----------|-----------|------|------|------|------|------|------|------------|
| Virtual Address (BF80_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 9120 | ADC1BUFB | 31:16 | | ADC Result Word B (ADC1BUFB<31:0>) | | | | | | | | | | 0000 | | | | | |
| 0120 | ABO IBOI B | 15:0 | | | | | | | | | | | 0000 | | | | | | |
| 0130 | ADC1BUFC | 31:16 | ADC Result Word C (ADC1BUFC<31:0>) | | | | | | | | | 0000 | | | | | | | |
| 9130 | ADCIDUIC | 15:0 | | | | | | | ADC NES | | (ADC ID01 | 0~31.0~) | | | | | | | 0000 |
| 0140 | ADC1BUFD | 31:16 | | | | | | | | | (ADC1BUF | | | | | | | | 0000 |
| 9140 | ADC IDOI D | 15:0 | | | | | | | ADC Nes | | (ADC ID01 | D<31.02) | | | | | | | 0000 |
| 0150 | ADC1BUFE | 31:16 | | | | | | | | | (ADC1BUF | E<31.0>) | | | | | | | 0000 |
| 3150 | | 15:0 | | | | | | | | | | ∟ <01.07) | | | | | | | 0000 |
| 0160 | ADC1BUFF | 31:16 | | | | | | | | | | 0000 | | | | | | | |
| 9100 | ADGIDUFF | 15:0 | | ADC Result Word F (ADC1BUFF<31:0>) | | | | | | | | 0000 | | | | | | | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for details.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

REGISTER 22-3: AD1CON3: ADC CONTROL REGISTER 3

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 31:24 | — | — | — | _ | — | — | — | - | | |
| 00.10 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 23:16 | — | — | — | _ | — | — | _ | - | | |
| 45.0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 15:8 | ADRC | _ | — | | | SAMC<4:0>(1) | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W | R/W-0 | | |
| 7:0 | | | | ADCS< | 7:0> (2) | | | | | |

Legend:

| =ogona. | | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-16 Unimplemented: Read as '0'

- bit 15 ADRC: ADC Conversion Clock Source bit
 - 1 = Clock derived from FRC
 - 0 = Clock derived from Peripheral Bus Clock (PBCLK)
- bit 14-13 Unimplemented: Read as '0'
- - 00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD
- **Note 1:** This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
 - 2: This bit is not used if the ADRC (AD1CON3<15>) bit = 1.

27.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Configuration" Section 32. Section (DS60001124) and 33. "Programming and **Diagnostics**" (DS60001129), which are available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/36/44-pin Family devices include the following features intended to maximize application flexibility, reliability and minimize cost through elimination of external components.

- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])

27.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- · CFGCON: Configuration Control Register

In addition, the DEVID register (Register 27-6) provides device and revision information.

| DC CHA | RACTERIS | TICS | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp | | | | | | | |
|---------------|---------------------------------------|---------|-------|---|---|--|--|--|--|--|--|
| Param. No. | Typical ⁽²⁾ | Max. | Units | | Conditions | | | | | | |
| Power-D | Power-Down Current (IPD) (Notes 1, 5) | | | | | | | | | | |
| DC40k | 44 | 70 | μA | -40°C | | | | | | | |
| DC40I | 44 | 70 | μA | +25°C | Base Power-Down Current | | | | | | |
| DC40n | 168 | 259 | μA | +85°C | | | | | | | |
| DC40m | 335 | 536 | μA | +105°C | | | | | | | |
| Module | Differential | Current | | | | | | | | | |
| DC41e | 5 | 20 | μA | 3.6V | Watchdog Timer Current: AIWDT (Note 3) | | | | | | |
| DC42e | 23 | 50 | μA | 3.6V | RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3) | | | | | | |
| DC43d | 1000 | 1100 | μA | 3.6V ADC: ∆IADC (Notes 3,4) | | | | | | | |

TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: The test conditions for IPD current measurements are as follows:

Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

OSC2/CLKO is configured as an I/O input pin

• USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8

• CPU is in Sleep mode, and SRAM data memory Wait states = 1

• No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set

• WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled

• All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD

• RTCC and JTAG are disabled

2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.




FIGURE 30-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 30-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

| AC CHA | | rics | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | |
|---------------|----------------------|--|---|---------------------|------|-------|--------------------|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Тур. ⁽²⁾ | Max. | Units | Conditions | |
| SP10 | TscL | SCKx Output Low Time (Note 3) | Tsck/2 | — | _ | ns | _ | |
| SP11 | TscH | SCKx Output High Time (Note 3) | Tsck/2 | — | _ | ns | — | |
| SP20 | TscF | SCKx Output Fall Time (Note 4) | — | — | — | ns | See parameter DO32 | |
| SP21 | TscR | SCKx Output Rise Time (Note 4) | _ | _ | _ | ns | See parameter DO31 | |
| SP30 | TDOF | SDOx Data Output Fall Time (Note 4) | _ | — | _ | ns | See parameter DO32 | |
| SP31 | TDOR | SDOx Data Output Rise Time (Note 4) | _ | _ | _ | ns | See parameter DO31 | |
| SP35 | TscH2doV, | SDOx Data Output Valid after | | | 15 | ns | VDD > 2.7V | |
| | TscL2doV | SCKx Edge | _ | | 20 | ns | VDD < 2.7V | |
| SP36 | TDOV2SC, TDOV2SCL | SDOx Data Output Setup to First SCKx Edge | 15 | — | | ns | _ | |
| SP40 | TDIV2scH, | Setup Time of SDIx Data Input to | 15 | _ | _ | ns | VDD > 2.7V | |
| | TDIV2scL | SCKx Edge | 20 | _ | | ns | VDD < 2.7V | |
| SP41 | TscH2DIL, | Hold Time of SDIx Data Input | 15 | _ | _ | ns | VDD > 2.7V | |
| | TscL2DIL | to SCKx Edge | 20 | _ | | ns | VDD < 2.7V | |

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 50 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

TABLE 30-41: CTMU CURRENT SOURCE SPECIFICATIONS

| | DC CHAI | RACTERISTICS | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | | |
|--------------|-----------|--|---|-------|------|-------|----------------------------------|--|--|
| Param No. | Symbol | Characteristic | Min. | Тур. | Max. | Units | Conditions | | |
| CTMU CUR | RENT SOUR | CE | • | | | | | | |
| CTMUI1 | Ιουτ1 | Base Range ⁽¹⁾ | _ | 0.55 | _ | μA | CTMUCON<9:8> = 01 | | |
| CTMUI2 | Ιουτ2 | 10x Range ⁽¹⁾ | _ | 5.5 | _ | μA | CTMUCON<9:8> = 10 | | |
| CTMUI3 | Ιουτ3 | 100x Range ⁽¹⁾ | _ | 55 | | μA | CTMUCON<9:8> = 11 | | |
| CTMUI4 | IOUT4 | 1000x Range ⁽¹⁾ | _ | 550 | | μA | CTMUCON<9:8> = 00 | | |
| CTMUFV1 | VF | Temperature Diode Forward Voltage ^(1,2) | — | 0.598 | _ | V | TA = +25°C, CTMUCON<9:8> = 01 | | |
| | | | _ | 0.658 | _ | V | TA = +25°C, CTMUCON<9:8> = 10 | | |
| | | | — | 0.721 | | V | TA = +25°C, CTMUCON<9:8> = 11 | | |
| CTMUFV2 | VFVR | Temperature Diode Rate of | — | -1.92 | _ | mV/ºC | CTMUCON<9:8> = 01 | | |
| | | Change ^(1,2) | _ | -1.74 | | mV/ºC | CTMUCON<9:8> = 10 | | |
| | | | _ | -1.56 | | mV/ºC | CTMUCON<9:8> = 11 | | |

Note 1: Nominal value at center point of current trim range (CTMUCON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC module configured for conversion speed of 500 ksps
- All PMD bits are cleared (PMDx = 0)
- Executing a while(1) statement
- Device operating from the FRC with no PLL
- **3:** The CTMU module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 31-8:SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

| АС СНА | ARACTERIS | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature } -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$ | | | | | |
|---------------|-----------|--|--------|------|------|-------|------------|
| Param. No. | Symbol | Characteristics | Min. | Тур. | Max. | Units | Conditions |
| MSP70 | TscL | SCKx Input Low Time (Note 1,2) | Tsck/2 | | _ | ns | _ |
| MSP71 | TscH | SCKx Input High Time (Note 1,2) | Tsck/2 | — | | ns | — |
| MSP51 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance (Note 2) | 5 | | 25 | ns | — |

Note 1: These parameters are characterized, but not tested in manufacturing.

2: The minimum clock period for SCKx is 40 ns.

TABLE 31-9: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|--------------------|--------|---------------------------------|-----------------------------------|---|---|----|---|--|--|
| Param. No. | Symbol | Characteristics | Min. Typical Max. Units Condition | | | | | | |
| SP70 | TscL | SCKx Input Low Time (Note 1,2) | Tsck/2 | | | ns | _ | | |
| SP71 | TscH | SCKx Input High Time (Note 1,2) | Tsck/2 | _ | _ | ns | — | | |


Note 1: These parameters are characterized, but not tested in manufacturing.

2: The minimum clock period for SCKx is 40 ns.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | | | |
|--------------------------|------------------|----------|------|------|--|
| Dimensio | Dimension Limits | | | MAX | |
| Contact Pitch | E | 1.27 BSC | | | |
| Contact Pad Spacing | С | | 9.40 | | |
| Contact Pad Width (X28) | X | | | 0.60 | |
| Contact Pad Length (X28) | Y | | | 2.00 | |
| Distance Between Pads | Gx | 0.67 | | | |
| Distance Between Pads | G | 7.40 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

INDEX

| 50 MHz Electrical Characteristics | 301 |
|---|-----|
| Α | |
| AC Characteristics | 269 |
| 10-Bit Conversion Rate Parameters | 291 |
| ADC Specifications | 289 |
| Analog-to-Digital Conversion Requirements | 292 |
| EJTAG Timing Requirements | 300 |
| Internal FRC Accuracy | |
| Internal RC Accuracy | 271 |
| OTG Electrical Specifications | 298 |
| Parallel Master Port Read Requirements | 297 |
| Parallel Master Port Write | 298 |
| Parallel Master Port Write Requirements | 298 |
| Parallel Slave Port Requirements | 296 |
| PLL Clock Timing | 271 |
| Analog-to-Digital Converter (ADC) | 209 |
| Assembler | |
| MPASM Assembler | 254 |

В

| Block Diagrams | |
|--|--|
| ADC Module | |
| Comparator I/O Operating Modes | |
| Comparator Voltage Reference | |
| Connections for On-Chip Voltage Regulator | |
| Core and Peripheral Modules 19 | |
| CPU | |
| CTMU Configurations | |
| Time Measurement 227 | |
| DMA | |
| I2C Circuit 174 | |
| Input Capture 157 | |
| Interrupt Controller63 | |
| JTAG Programming, Debugging and Trace Ports 250 | |
| Output Compare Module161 | |
| PMP Pinout and Connections to External Devices 189 | |
| Reset System59 | |
| RTCC 199 | |
| SPI Module165 | |
| Timer1143 | |
| Timer2/3/4/5 (16-Bit)147 | |
| Typical Multiplexed Port Structure 127 | |
| UART | |
| WDT and Power-up Timer153 | |
| Brown-out Reset (BOR) | |
| and On-Chip Voltage Regulator | |

С

| C Compilers MPLAB C18254 |
|---|
| Charge Time Measurement Unit. See CTMU. |
| Clock Diagram74 |
| Comparator |
| Specifications |
| Comparator Module219 |
| Comparator Voltage Reference (CVref223 |
| Configuration Bit |
| Configuring Analog Port Pins 128 |
| CPU |
| Architecture Overview |
| Coprocessor 0 Registers35 |

| 6 |
|--|
| 6 |
| 3 |
| 1 |
| 1 |
| 1 |
| ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |

D

| DC and AC Characteristics | |
|--|----------|
| Graphs and Tables | 307 |
| DC Characteristics | 258 |
| I/O Pin Input Specifications | 263, 264 |
| I/O Pin Output Specifications | 265 |
| Idle Current (IIDLE) | 261 |
| Power-Down Current (IPD) | 262 |
| Program Memory | |
| Temperature and Voltage Specifications | 259 |
| DC Characteristics (50 MHz) | 302 |
| Idle Current (IDLE) | 303 |
| Power-Down Current (IPD) | 303 |
| Development Support | 253 |
| Direct Memory Access (DMA) Controller | 83 |
| | |

Е

| Electrical Characteristics | 257 |
|-------------------------------------|------|
| AC | 269 |
| Errata | . 16 |
| External Clock | |
| Timer1 Timing Requirements | 275 |
| Timer2, 3, 4, 5 Timing Requirements | 276 |
| Timing Requirements | 270 |
| External Clock (50 MHz) | |
| Timing Requirements | 304 |
| | |

F

| Flash Program Memory | 53 |
|----------------------|----|
| RTSP Operation | 53 |

L

| I/O Ports | 127 |
|---|-----|
| Parallel I/O (PIO) | 128 |
| Write/Read Timing | 128 |
| Input Change Notification | 128 |
| Instruction Set | 251 |
| Inter-Integrated Circuit (I2C | 173 |
| Internal Voltage Reference Specifications | 268 |
| Internet Address | 341 |
| Interrupt Controller | 63 |
| IRG Vector and Bit Location | 64 |

Μ

| Memory Maps |
|------------------------------|
| PIC32MX110/210 Devices |
| (4 KB RAM, 16 KB Flash) |
| PIC32MX120/220 Devices |
| (8 KB RAM, 32 KB Flash) 39 |
| PIC32MX130/230 |
| (16 KB RAM, 256 KB Flash) 43 |
| PIC32MX130/230 Devices |
| (16 KB RAM, 64 KB Flash) 40 |
| PIC32MX150/250 Devices |
| (32 KB RAM, 128 KB Flash) 41 |
| PIC32MX170/270 |