

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 40MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 36-VFTLA Exposed Pad |
| Supplier Device Package | 36-VTLA (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f064ct-i-tl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 10: PIN NAMES FOR 44-PIN USB DEVICES

44-PIN QFN (TOP VIEW)^(1,2,3,5)

PIC32MX210F016D PIC32MX220F032D PIC32MX230F064D PIC32MX230F256D PIC32MX250F128D PIC32MX270F256D

| | | | 44 1 |
|-------|--|-------|---|
| Pin # | Full Pin Name | Pin # | Full Pin Name |
| 1 | RPB9/SDA1/CTED4/PMD3/RB9 | 23 | AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 |
| 2 | RPC6/PMA1/RC6 | 24 | AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 |
| 3 | RPC7/PMA0/RC7 | 25 | AN6/RPC0/RC0 |
| 4 | RPC8/PMA5/RC8 | 26 | AN7/RPC1/RC1 |
| 5 | RPC9/CTED7/PMA6/RC9 | 27 | AN8/RPC2/PMA2/RC2 |
| 6 | Vss | 28 | VDD |
| 7 | VCAP | 29 | Vss |
| 8 | PGED2/RPB10/D+/CTED11/RB10 | 30 | OSC1/CLKI/RPA2/RA2 |
| 9 | PGEC2/RPB11/D-/RB11 | 31 | OSC2/CLKO/RPA3/RA3 |
| 10 | VUSB3V3 | 32 | TDO/RPA8/PMA8/RA8 |
| 11 | AN11/RPB13/CTPLS/PMRD/RB13 | 33 | SOSCI/RPB4/RB4 |
| 12 | PGED4/TMS/PMA10/RA10 | 34 | SOSCO/RPA4/T1CK/CTED9/RA4 |
| 13 | PGEC4/TCK/CTED8/PMA7/RA7 | 35 | TDI/RPA9/PMA9/RA9 |
| 14 | CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14 | 36 | AN12/RPC3/RC3 |
| 15 | AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15 | 37 | RPC4/PMA4/RC4 |
| 16 | AVss | 38 | RPC5/PMA3/RC5 |
| 17 | AVdd | 39 | Vss |
| 18 | MCLR | 40 | VDD |
| 19 | PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 | 41 | RPB5/USBID/RB5 |
| 20 | PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 | 42 | VBUS |
| 21 | PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 | 43 | RPB7/CTED3/PMD5/INT0/RB7 |
| 22 | PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 | 44 | RPB8/SCL1/CTED10/PMD4/RB8 |

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: This pin function is not available on PIC32MX110F016D and PIC32MX120F032D devices.

5: Shaded pins are 5V tolerant.

Table of Contents

| 1.0 | Device Overview | |
|-------|--|-----|
| 2.0 | Guidelines for Getting Started with 32-bit MCUs | |
| 3.0 | CPU | |
| 4.0 | Memory Organization | |
| 5.0 | Flash Program Memory | |
| 6.0 | Resets | 59 |
| 7.0 | Interrupt Controller | |
| 8.0 | Oscillator Configuration | |
| 9.0 | Direct Memory Access (DMA) Controller | |
| 10.0 | USB On-The-Go (OTG) | 103 |
| 11.0 | I/O Ports | 127 |
| 12.0 | Timer1 | |
| 13.0 | Timer2/3, Timer4/5 | 147 |
| 14.0 | Watchdog Timer (WDT) | 153 |
| 15.0 | Input Capture | 157 |
| 16.0 | Output Compare | 161 |
| 17.0 | Serial Peripheral Interface (SPI) | 165 |
| 18.0 | Inter-Integrated Circuit (I ² C) | 173 |
| 19.0 | Universal Asynchronous Receiver Transmitter (UART) | 181 |
| 20.0 | Parallel Master Port (PMP) | 189 |
| 21.0 | Real-Time Clock and Calendar (RTCC) | 199 |
| 22.0 | 10-bit Analog-to-Digital Converter (ADC) | 209 |
| 23.0 | Comparator | |
| 24.0 | Comparator Voltage Reference (CVREF) | 223 |
| 25.0 | Charge Time Measurement Unit (CTMU) | 227 |
| 26.0 | Power-Saving Features | 233 |
| 27.0 | Special Features | 239 |
| 28.0 | Instruction Set | |
| 29.0 | Development Support | 253 |
| 30.0 | Electrical Characteristics | 257 |
| 31.0 | 50 MHz Electrical Characteristics | 301 |
| 32.0 | DC and AC Device Characteristics Graphs | 307 |
| 33.0 | Packaging Information | 311 |
| The I | Vicrochip Web Site | |
| Custo | omer Change Notification Service | |
| Custo | omer Support | |
| Prod | uct Identification System | |

TABLE 4-1: SFR MEMORY MAP

| | Virtual Address | | | |
|---------------------------|-----------------|-----------------|--|--|
| Peripheral | Base | Offset Start | | |
| Watchdog Timer | | 0x0000 | | |
| RTCC | | 0x0200 | | |
| Timer1-5 | | 0x0600 | | |
| Input Capture 1-5 | | 0x2000 | | |
| Output Compare 1-5 | | 0x3000 | | |
| IC1 and IC2 | | 0x5000 | | |
| SPI1 and SPI2 | | 0x5800 | | |
| UART1 and UART2 | | 0x6000 | | |
| PMP | | 0x7000 | | |
| ADC | 0xBF80 | 0x9000 | | |
| CVREF | | 0x9800 | | |
| Comparator | | 0xA000 | | |
| CTMU | | 0xA200 | | |
| Oscillator | | 0xF000 | | |
| Device and Revision ID | | 0xF220 | | |
| Peripheral Module Disable | | 0xF240 | | |
| Flash Controller | | 0xF400 | | |
| Reset | | 0xF600 | | |
| PPS | | 0xFA04 | | |
| Interrupts | | 0x1000 | | |
| Bus Matrix | | 0x2000 | | |
| DMA | 0xBF88 | 0x3000 | | |
| USB | | 0x5050 | | |
| PORTA-PORTC | | 0x6000 | | |
| Configuration | 0xBFC0 | 0x0BF0 | | |

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | — | — | — | BMX ERRIXI | BMX ERRICD | BMX ERRDMA | BMX ERRDS | BMX ERRIS |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | — | — | — | — | - | — | _ | — |
| | U-0 | R/W-1 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-1 |
| 7:0 | _ | BMX WSDRM | _ | _ | _ | BMXARB<2:0> | | |

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
|-------------------|------------------|------------------------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared |

bit 31-21 Unimplemented: Read as '0'

| | Ommplemented. Read as 0 |
|----------|---|
| bit 20 | BMXERRIXI: Enable Bus Error from IXI bit |
| | 1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus 0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus |
| bit 19 | BMXERRICD: Enable Bus Error from ICD Debug Unit bit |
| | 1 = Enable bus error exceptions for unmapped address accesses initiated from ICD 0 = Disable bus error exceptions for unmapped address accesses initiated from ICD |
| bit 18 | BMXERRDMA: Bus Error from DMA bit |
| | 1 = Enable bus error exceptions for unmapped address accesses initiated from DMA 0 = Disable bus error exceptions for unmapped address accesses initiated from DMA |
| bit 17 | BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode) |
| | 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access |
| bit 16 | BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode) |
| | 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access |
| bit 15-7 | Unimplemented: Read as '0' |
| bit 6 | BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit |
| | 1 = Data RAM accesses from CPU have one wait state for address setup 0 = Data RAM accesses from CPU have zero wait states for address setup |
| bit 5-3 | Unimplemented: Read as '0' |
| bit 2-0 | BMXARB<2:0>: Bus Matrix Arbitration Mode bits |
| | 111 = Reserved (using these Configuration modes will produce undefined behavior) |
| | • |
| | • |
| | 011 = Reserved (using these Configuration modes will produce undefined behavior)010 = Arbitration Mode 2 |
| | 001 = Arbitration Mode 1 (default) 000 = Arbitration Mode 0 |
| | |

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 04.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | — | — | - | — | — | | — | — |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | _ | — | — | — | — | — |
| 45.0 | U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | — | — | - | MVEC | — | | TPC<2:0> | |
| 7.0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | _ | _ | | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP |

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

| Logonan | | | |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, rea | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

bit 15-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
 - 1 = Interrupt controller configured for Multi-vectored mode
 - 0 = Interrupt controller configured for Single-vectored mode
- bit 11 Unimplemented: Read as '0'
- bit 10-8 **TPC<2:0>:** Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
 - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
 - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
 - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
 - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
 - 000 = Disables Interrupt Proximity timer

bit 7-5 Unimplemented: Read as '0'

- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

| REGIST | ER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED) |
|---------|---|
| bit 9-8 | IS01<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |
| bit 7-5 | Unimplemented: Read as '0' |
| bit 4-2 | IP00<2:0>: Interrupt Priority bits |
| | <pre>111 = Interrupt priority is 7</pre> |
| | 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled |
| bit 1-0 | IS00<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |
| Note: | This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bir definitions. |

8.0 OSCILLATOR CONFIGURATION

| Note: | This data sheet summarizes the features |
|-------|---|
| | of the PIC32MX1XX/2XX 28/36/44-pin |
| | Family of devices. It is not intended to be |
| | a comprehensive reference source. To |
| | complement the information in this data |
| | sheet, refer to Section 6. "Oscillator |
| | Configuration" (DS60001112), which is |
| | available from the Documentation > |
| | Reference Manual section of the |
| | Microchip PIC32 web site |
| | (www.microchip.com/pic32). |

The PIC32MX1XX/2XX 28/36/44-pin Family oscillator system has the following modules and features:

- Four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

9.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS60001117), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32, such as Peripheral Bus devices: SPI, UART, PMP, etc., or memory itself. Figure 9-1 show a block diagram of the DMA Controller module.

The DMA Controller module has the following key features:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination

FIGURE 9-1: DMA BLOCK DIAGRAM

- Fixed priority channel arbitration
- · Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- · Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable



| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 01.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 31:24 | — | — | — | — | — | — | — | — | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 23:10 | — | — | — | — | — | — | — | — | |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 15:8 | — | — | — | — | — | — | — | — | |
| 7.0 | U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | |
| 7:0 | | | | | RDWR | [| DMACH<2:0> | | |

REGISTER 9-2: DMASTAT: DMA STATUS REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-4 Unimplemented: Read as '0'

- bit 3 RDWR: Read/Write Status bit
 - 1 = Last DMA bus access was a read
 - 0 = Last DMA bus access was a write
- bit 2-0 **DMACH<2:0>:** DMA Channel bits These bits contain the value of the most recent active DMA channel.

REGISTER 9-3: DMAADDR: DMA ADDRESS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 01.04 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 31:24 | DMAADDR<31:24> | | | | | | | | | | |
| 00.40 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 23:10 | DMAADDR<23:16> | | | | | | | | | | |
| 15.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 10.0 | DMAADDR<15:8> | | | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 7:0 | | | | DMAADD | R<7:0> | | | | | | |

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|---------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|-----------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | — | — | — | — | — | _ | — | — |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:10 | — | — | — | — | — | _ | — | — |
| 45.0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| 15:8 | CHBUSY | — | — | — | — | _ | _ | CHCHNS ⁽¹⁾ |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R-0 | R/W-0 | R/W-0 |
| 7:0 | CHEN ⁽²⁾ | CHAED | CHCHN | CHAEN | — | CHEDET | CHPF | RI<1:0> |

REGISTER 9-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' |
|-------------------|------------------|--------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

- bit 15 CHBUSY: Channel Busy bit
 - 1 = Channel is active or has been enabled
 - 0 = Channel is inactive or has been disabled
- bit 14-9 Unimplemented: Read as '0'
- bit 8 CHCHNS: Chain Channel Selection bit⁽¹⁾
 - 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
 - 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)

bit 7 CHEN: Channel Enable bit⁽²⁾

- 1 = Channel is enabled
- 0 = Channel is disabled

bit 6 CHAED: Channel Allow Events If Disabled bit

- 1 = Channel start/abort events will be registered, even if the channel is disabled
- 0 = Channel start/abort events will be ignored if the channel is disabled

bit CHCHN: Channel Chain Enable bit

- 1 = Allow channel to be chained
- 0 = Do not allow channel to be chained
- bit 4 CHAEN: Channel Automatic Enable bit
 - 1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete
 0 = Channel is disabled on block transfer complete

bit 3 Unimplemented: Read as '0'

- bit 2 CHEDET: Channel Event Detected bit
 - 1 = An event has been detected
 - 0 = No events have been detected
- bit 1-0 CHPRI<1:0>: Channel Priority bits
 - 11 = Channel has priority 3 (highest)
 - 10 = Channel has priority 2
 - 01 = Channel has priority 1
 - 00 = Channel has priority 0
- Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

NOTES:

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontrollers. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola[®] SPI and SIOP interfaces. Some of the key features of the SPI module are:

- Master mode and Slave mode support
- Four clock formats
- Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during Sleep and Idle modes
- · Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM



NOTES:

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------------------------|------------------|--|
| 24.24 | U-0 | U-0 | |
| 31:24 | — | — | — | — | — | — | — | — | |
| 22:16 | U-0 | U-0 | |
| 23.10 | _ | _ | _ | _ | _ | — | _ | — | |
| 45.0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | |
| 15:8 | BUSY | IRQM | <1:0> | INCM<1:0> | | — | MODE | =<1:0> | |
| 7.0 | R/W-0 | R/W-0 | |
| 7:0 | WAITB | <1:0>(1) | | WAITM | <3:0>(1) | | WAITE<1:0> ⁽¹⁾ | | |

REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated

bit 12-11 INCM<1:0>: Increment Mode bits

- 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
- 10 = Decrement ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 01 = Increment ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 00 = No increment or decrement of address
- bit 10 Unimplemented: Read as '0'
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<7:0>)
 - 10 = Master mode 2 (PMCS1, PMRD, PMWR, PMA<x:0>, and PMD<7:0>)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS1, PMD<7:0>, and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0>)
- bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾
 - 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
 - 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
 - 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
 - 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)

bit 5-2 WAITM<3:0>: Data Read/Write Strobe Wait States bits⁽¹⁾

- 1111 = Wait of 16 Трв •
- . 0001 = Wait of 2 Трв 0000 = Wait of 1 Трв (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

26.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

26.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

TABLE 26-2: PERIPHERAL MODULE DISABLE REGISTER MAP

| ess | | Bits | | | | | | | | | | | | | \$ | | | | |
|--------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|--------|--------|------|------|------|-------|-------|--------|--------|--------|------------|
| Virtual Addr (BF80_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| F0.40 | 240 PMD1 3' | 31:16 | — | — | _ | _ | — | _ | _ | — | _ | _ | _ | | _ | — | | — | 0000 |
| F240 PN | FIVIDI | 15:0 | _ | _ | | CVRMD | _ | | _ | CTMUMD | — | _ | | | _ | - | | AD1MD | 0000 |
| 5050 | | 31:16 | _ | - | | | _ | | _ | — | _ | _ | | | _ | - | | _ | 0000 |
| F230 | FIVIDZ | 15:0 | _ | _ | _ | _ | — | _ | _ | — | _ | — | _ | _ | _ | CMP3MD | CMP2MD | CMP1MD | 0000 |
| E260 | PMD3 | 31:16 | — | — | _ | _ | — | _ | — | — | — | — | _ | OC5MD | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| F200 | T WID5 | 15:0 | — | — | _ | _ | — | _ | — | — | — | — | _ | IC5MD | IC4MD | IC3MD | IC2MD | IC1MD | 0000 |
| E270 | | 31:16 | — | — | _ | _ | — | _ | — | — | — | — | _ | _ | — | — | - | — | 0000 |
| F270 | | 15:0 | — | — | _ | _ | — | _ | — | — | — | — | _ | T5MD | T4MD | T3MD | T2MD | T1MD | 0000 |
| E200 | | 31:16 | — | — | _ | _ | — | _ | — | USB1MD | — | — | _ | _ | — | — | I2C1MD | I2C1MD | 0000 |
| F200 | T WID5 | 15:0 | — | — | _ | _ | — | _ | SPI2MD | SPI1MD | — | — | _ | _ | — | — | U2MD | U1MD | 0000 |
| E200 | PMD6 | 31:16 | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | - | _ | _ | _ | - | PMPMD | 0000 |
| F290 PMD6 | | 15:0 | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | - | _ | _ | _ | REFOMD | RTCCMD | 0000 |

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX1XX/2XX 28/36/44-pin Family electrical characteristics for devices that operate at 40 MHz. Refer to **Section 31.0** "**50 MHz Electrical Characteristics**" for additional specifications for operations at higher frequency. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX1XX/2XX 28/36/44-pin Family devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

| Ambient temperature under bias | 40°C to +105°C |
|---|--------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | 0.3V to +4.0V |
| Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3) | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when VDD \ge 2.3V (Note 3) | 0.3V to +5.5V |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3) | 0.3V to +3.6V |
| Voltage on D+ or D- pin with respect to VUSB3V3 | 0.3V to (VUSB3V3 + 0.3V) |
| Voltage on VBUS with respect to VSS | 0.3V to +5.5V |
| Maximum current out of Vss pin(s) | |
| Maximum current into VDD pin(s) (Note 2) | |
| Maximum output current sunk by any I/O pin | 15 mA |
| Maximum output current sourced by any I/O pin | 15 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports (Note 2) | 200 mA |

Note 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).

3: See the "Pin Diagrams" section for the 5V tolerant pins.

| DC CHA | RACTER | ISTICS | Standa (unless Operati | $\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ | | | | | |
|---------------|--------|--------------------------------------|-------------------------------------|--|-------|------------|---|--|--|
| Param. No. | Symbol | Characteristics | Min. Typical ⁽¹⁾ Max. Ur | | Units | Conditions | | | |
| | | Program Flash Memory ⁽³⁾ | | | | | | | |
| D130 | Eр | Cell Endurance | 20,000 | — | — | E/W | _ | | |
| D131 | Vpr | VDD for Read | 2.3 | — | 3.6 | V | — | | |
| D132 | VPEW | VDD for Erase or Write | 2.3 | — | 3.6 | V | — | | |
| D134 | TRETD | Characteristic Retention | 20 | — | — | Year | Provided no other specifications are violated | | |
| D135 | IDDP | Supply Current during Programming | _ | 10 | — | mA | — | | |
| | Tww | Word Write Cycle Time | — | 411 | — | es | See Note 4 | | |
| D136 | Trw | Row Write Cycle Time | — | 6675 | — | Cycl | See Note 2,4 | | |
| D137 | Тре | Page Erase Cycle Time | — | 20011 | — | с С | See Note 4 | | |
| | TCE | Chip Erase Cycle Time | — | 80180 | | ц Ц | See Note 4 | | |

TABLE 30-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).

3: Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.

4: This parameter depends on FRC accuracy (See Table 30-19) and FRC tuning values (See Register 8-2).

TABLE 30-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CH/ | ARACTERIS | TICS | | Standar (unless Operatir | d Operating Condition otherwise stated) ng temperature -40°C -40°C | I IS: 2.3V C ≤ TA ≤ C ≤ TA ≤ | / to 3.6 (+85°C (+105° | V 5 for Industrial C for V-temp | |
|---------------|-----------|---|-----------------------|---------------------------------------|---|---|---------------------------------------|--|---------------------------------------|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | | | Min. | Max. | Units | Units Conditions | |
| TB10 | ТтхН | TxCK High Time | Synchron prescaler | ous, with | [(12.5 ns or 1 TPB)/N] + 25 ns | — | ns | Must also meet parameter TB15 | N = prescale value (1, 2, 4, 8, |
| TB11 | ΤτχL | TxCK Low Time | Synchron prescaler | ous, with | [(12.5 ns or 1 ТРВ)/N] + 25 ns | _ | ns | Must also meet parameter TB15 | 16, 32, 64, 256) |
| TB15 | T⊤xP | TxCK Input | Synchron prescaler | ous, with | [(Greater of [(25 ns or 2 Трв)/N] + 30 ns | _ | ns | VDD > 2.7V | |
| | | Period | | | [(Greater of [(25 ns or 2 Трв)/N] + 50 ns | _ | ns | VDD < 2.7V | |
| TB20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | | — | 1 | Трв | _ | - |

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 30-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS



TABLE 30-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

| AC CHA | RACTERI | STICS | Standard O (unless oth Operating te | $\begin{array}{ll} \mbox{perating Conditions: 2.3V} \\ \mbox{erwise stated}) \\ \mbox{ermperature} & -40^{\circ}C \leq TA \leq + \\ -40^{\circ}C \leq TA \leq + \end{array}$ | to 3.6V 85°C foi 105°C fo | ⁻ Industri or V-tem | al p | |
|---------------|---------|-----------|---|--|--|-----------------------------------|---|----------------------------------|
| Param. No. | Symbol | Charac | cteristics ⁽¹⁾ | Min. | Max. | Units | Con | ditions |
| IC10 | TccL | ICx Input | t Low Time | [(12.5 ns or 1 ТРВ)/N] + 25 ns | _ | ns | Must also meet parameter IC15. | N = prescale value (1, 4, 16) |
| IC11 | ТссН | ICx Input | t High Time | [(12.5 ns or 1 ТРВ)/N] + 25 ns | _ | ns | Must also meet parameter IC15. | |
| IC15 | TCCP | ICx Input | t Period | [(25 ns or 2 Трв)/N] + 50 ns | _ | ns | _ | |

| Note ' | 1: | These | parameters a | are charac | terized, bu | it not f | tested in | manufacturing | |
|--------|----|-------|--------------|------------|-------------|----------|-----------|---------------|--|
|--------|----|-------|--------------|------------|-------------|----------|-----------|---------------|--|

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV — ISO/TS 16949—

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN:978-1-5224-0471-2